Atsushi Nemoto
8986d2f50e
[MIPS] cevt-txx9: Reset timer counter on initialization
...
The txx9_tmr_init() will not clear a timer counter register in a certain
case. The counter register is cleared on 1->0 transition of TCE bit if
CRE=1. So just clearing the TCE bit is not enough.
Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2008-07-03 19:14:27 +01:00
..
2008-04-29 08:06:29 -07:00
2008-05-01 08:03:58 -07:00
2008-05-01 08:03:58 -07:00
2008-04-28 17:14:32 +01:00
2008-04-28 17:14:32 +01:00
2008-07-03 19:14:27 +01:00
2008-05-12 16:46:52 +01:00
2008-04-28 17:14:26 +01:00
2008-04-28 17:14:32 +01:00
2008-03-12 14:14:42 +00:00
2008-04-04 22:43:47 +01:00
2008-04-28 17:14:31 +01:00
2008-04-01 15:46:33 +01:00
2008-05-16 17:22:20 -04:00
2008-05-12 16:46:51 +01:00
2008-05-01 13:07:21 -04:00
2008-04-28 17:14:26 +01:00
2008-04-28 17:14:32 +01:00
2008-05-12 16:46:51 +01:00
2008-06-05 18:13:14 +01:00
2008-05-12 16:46:51 +01:00
2008-05-12 16:46:51 +01:00
2008-04-28 17:14:27 +01:00
2008-04-28 17:14:26 +01:00
2008-04-28 17:14:26 +01:00
2008-06-16 15:14:47 +01:00
2008-04-28 17:14:26 +01:00
2008-04-28 17:14:23 +01:00
2008-04-28 17:14:26 +01:00
2008-04-28 17:14:31 +01:00
2008-06-05 18:13:14 +01:00
2008-05-12 16:46:55 +01:00