mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-22 09:22:37 +00:00
86cd4f5f83
Samsung S5PC100 has 3 SDHCI controllers compatible with the one known from previous SoCs series. Add required platform setup and support code that the devices can be used with sdhci-s3c driver. Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: Ben Dooks <ben-linux@fluff.org>
127 lines
2.7 KiB
C
127 lines
2.7 KiB
C
/* linux/arch/arm/mach-s5pc100/cpu.c
|
|
*
|
|
* Copyright 2009 Samsung Electronics Co.
|
|
* Byungho Min <bhmin@samsung.com>
|
|
*
|
|
* Based on mach-s3c6410/cpu.c
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/list.h>
|
|
#include <linux/timer.h>
|
|
#include <linux/init.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/io.h>
|
|
#include <linux/sysdev.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <asm/proc-fns.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/mach/irq.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <mach/map.h>
|
|
#include <asm/irq.h>
|
|
|
|
#include <plat/cpu-freq.h>
|
|
#include <plat/regs-serial.h>
|
|
#include <plat/regs-power.h>
|
|
|
|
#include <plat/cpu.h>
|
|
#include <plat/devs.h>
|
|
#include <plat/clock.h>
|
|
#include <plat/sdhci.h>
|
|
#include <plat/iic-core.h>
|
|
#include <plat/s5pc100.h>
|
|
|
|
/* Initial IO mappings */
|
|
|
|
static struct map_desc s5pc100_iodesc[] __initdata = {
|
|
};
|
|
|
|
static void s5pc100_idle(void)
|
|
{
|
|
unsigned long tmp;
|
|
|
|
tmp = __raw_readl(S5PC100_PWR_CFG);
|
|
tmp &= ~S5PC100_PWRCFG_CFG_DEEP_IDLE;
|
|
tmp &= ~S5PC100_PWRCFG_CFG_WFI_MASK;
|
|
tmp |= S5PC100_PWRCFG_CFG_WFI_DEEP_IDLE;
|
|
__raw_writel(tmp, S5PC100_PWR_CFG);
|
|
|
|
tmp = __raw_readl(S5PC100_OTHERS);
|
|
tmp |= S5PC100_PMU_INT_DISABLE;
|
|
__raw_writel(tmp, S5PC100_OTHERS);
|
|
|
|
cpu_do_idle();
|
|
}
|
|
|
|
/* s5pc100_map_io
|
|
*
|
|
* register the standard cpu IO areas
|
|
*/
|
|
|
|
void __init s5pc100_map_io(void)
|
|
{
|
|
iotable_init(s5pc100_iodesc, ARRAY_SIZE(s5pc100_iodesc));
|
|
|
|
/* initialise device information early */
|
|
s5pc100_default_sdhci0();
|
|
s5pc100_default_sdhci1();
|
|
s5pc100_default_sdhci2();
|
|
|
|
/* the i2c devices are directly compatible with s3c2440 */
|
|
s3c_i2c0_setname("s3c2440-i2c");
|
|
s3c_i2c1_setname("s3c2440-i2c");
|
|
}
|
|
|
|
void __init s5pc100_init_clocks(int xtal)
|
|
{
|
|
printk(KERN_DEBUG "%s: initialising clocks\n", __func__);
|
|
s3c24xx_register_baseclocks(xtal);
|
|
s5pc1xx_register_clocks();
|
|
s5pc100_register_clocks();
|
|
s5pc100_setup_clocks();
|
|
}
|
|
|
|
void __init s5pc100_init_irq(void)
|
|
{
|
|
u32 vic_valid[] = {~0, ~0, ~0};
|
|
|
|
/* VIC0, VIC1, and VIC2 are fully populated. */
|
|
s5pc1xx_init_irq(vic_valid, ARRAY_SIZE(vic_valid));
|
|
}
|
|
|
|
struct sysdev_class s5pc100_sysclass = {
|
|
.name = "s5pc100-core",
|
|
};
|
|
|
|
static struct sys_device s5pc100_sysdev = {
|
|
.cls = &s5pc100_sysclass,
|
|
};
|
|
|
|
static int __init s5pc100_core_init(void)
|
|
{
|
|
return sysdev_class_register(&s5pc100_sysclass);
|
|
}
|
|
|
|
core_initcall(s5pc100_core_init);
|
|
|
|
int __init s5pc100_init(void)
|
|
{
|
|
printk(KERN_DEBUG "S5PC100: Initialising architecture\n");
|
|
|
|
s5pc1xx_idle = s5pc100_idle;
|
|
|
|
return sysdev_register(&s5pc100_sysdev);
|
|
}
|