Jeremy Fitzhardinge a789ed5fb6 xen: cache cr0 value to avoid trap'n'emulate for read_cr0
stts() is implemented in terms of read_cr0/write_cr0 to update the
state of the TS bit.  This happens during context switch, and so
is fairly performance critical.  Rather than falling back to
a trap-and-emulate native read_cr0, implement our own by caching
the last-written value from write_cr0 (the TS bit is the only one
we really care about).

Impact: optimise Xen context switches
Signed-off-by: Jeremy Fitzhardinge <jeremy.fitzhardinge@citrix.com>
2009-05-08 15:55:24 -07:00
..
2008-08-21 13:52:58 +02:00
2008-08-21 13:52:58 +02:00
2009-02-09 12:17:30 +01:00
2009-02-23 00:54:01 +01:00
2009-05-08 10:50:00 +02:00
2009-04-08 11:51:45 -07:00
2008-10-16 16:53:15 +02:00
2007-10-11 11:16:51 +02:00