Bharat Kumar Gogada ab597d35ef PCI: xilinx-nwl: Add support for Xilinx NWL PCIe Host Controller
Add PCIe Root Port driver for Xilinx PCIe NWL bridge IP.

[bhelgaas: wait for link like dw_pcie_wait_for_link(), simplify bitmap
error path, typos, whitespace, fold in Dan Carpenter's PTR_ERR() fix]
Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com>
Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Marc Zyngier <marc.zyngier@arm.com>
Acked-by: Rob Herring <robh@kernel.org>
2016-03-11 12:42:31 -06:00
..
2016-01-08 10:35:24 -06:00
2015-08-13 15:59:59 -05:00
2015-08-20 12:02:49 -05:00
2016-01-21 11:52:16 -08:00
2016-01-21 11:52:16 -08:00
2016-01-21 11:52:16 -08:00
2016-01-21 11:52:16 -08:00
2016-01-08 10:35:24 -06:00