Libin Yang
6639484dda
ALSA: hda - disable dynamic clock gating on Broxton before reset ...
On Broxton, to make sure the reset controller works properly,
MISCBDCGE bit (bit 6) in CGCTL (0x48) of PCI configuration space
need be cleared before reset and set back to 1 after reset.
Otherwise, it may prevent the CORB/RIRB logic from being reset.
Signed-off-by: Libin Yang <libin.yang@linux.intel.com>
Cc: <stable@vger.kernel.org> # v4.4+
Signed-off-by: Takashi Iwai <tiwai@suse.de>
2016-01-29 14:00:41 +01:00
2015-05-29 07:52:43 +02:00
2015-04-16 12:19:52 +02:00
2015-06-03 12:02:00 +02:00
2015-04-16 12:19:52 +02:00
2015-04-16 12:19:52 +02:00
2015-05-29 07:54:45 +02:00
2015-10-30 12:33:21 +01:00
2015-12-30 22:49:40 +01:00
2015-11-11 08:40:56 +01:00
2015-08-10 14:27:16 +02:00
2015-07-08 09:40:44 +02:00
2016-01-29 14:00:41 +01:00
2015-11-30 11:40:08 +01:00
2015-10-21 14:24:27 +02:00
2015-01-04 15:13:45 +01:00
2015-10-21 14:24:28 +02:00
2015-04-16 12:19:52 +02:00
2015-01-28 16:49:33 +01:00
2015-08-03 10:15:09 +02:00
2015-04-16 12:19:52 +02:00
2015-02-09 14:57:15 +01:00
2015-10-23 06:57:50 +02:00
2015-04-16 12:19:52 +02:00
2015-01-28 16:49:33 +01:00
2015-01-28 16:49:33 +01:00
2015-04-16 12:19:52 +02:00
2015-05-29 08:00:06 +02:00
2015-04-16 12:19:52 +02:00
2015-04-16 12:19:52 +02:00
2015-12-30 22:49:37 +01:00
2015-12-30 22:49:37 +01:00
2015-11-21 17:40:07 +01:00
2015-01-28 16:49:33 +01:00
2015-05-29 08:00:06 +02:00
2015-01-28 16:49:33 +01:00
2015-01-02 16:28:35 +01:00
2015-01-28 16:49:33 +01:00
2015-04-16 12:19:52 +02:00
2015-12-03 11:26:45 -02:00
2016-01-17 12:05:31 -08:00
2015-05-29 08:00:06 +02:00
2015-05-29 08:00:06 +02:00
2016-01-27 07:10:38 +01:00
2015-11-02 08:46:30 +01:00
2011-05-03 16:31:05 +02:00
2015-10-21 14:24:28 +02:00
2015-12-04 20:39:49 +01:00
2015-04-16 12:19:52 +02:00
2015-04-16 12:19:52 +02:00
2015-01-28 16:49:33 +01:00
2015-04-05 08:41:05 +02:00
6639484dda