mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-26 11:28:28 +00:00
1ac00cc213
The PCI 2.x cells used on some 44x SoCs only let us configure the decode for the low 32-bit of the incoming PLB addresses. The top 4 bits (this is a 36-bit bus) are hard wired to different values depending on the specific SoC in use. Our code used to work "by accident" until I added support for the ISA memory holes and while at it added more validity checking of the addresses. This patch should bring it back to working condition. It still relies on the device-tree being correct but that's somewhat a pre-requisite for anything to work anyway. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Acked-by: Geert Uytterhoeven <Geert.Uytterhoeven@sonycom.com> Acked-by: Josh Boyer <jwboyer@linux.vnet.ibm.com> |
||
|---|---|---|
| .. | ||
| bestcomm | ||
| qe_lib | ||
| 6xx-suspend.S | ||
| axonram.c | ||
| cpm1.c | ||
| cpm2_pic.c | ||
| cpm2_pic.h | ||
| cpm2.c | ||
| cpm_common.c | ||
| dart_iommu.c | ||
| dart.h | ||
| dcr-low.S | ||
| dcr.c | ||
| fsl_gtm.c | ||
| fsl_lbc.c | ||
| fsl_msi.c | ||
| fsl_msi.h | ||
| fsl_pci.c | ||
| fsl_pci.h | ||
| fsl_rio.c | ||
| fsl_soc.c | ||
| fsl_soc.h | ||
| grackle.c | ||
| i8259.c | ||
| indirect_pci.c | ||
| ipic.c | ||
| ipic.h | ||
| Kconfig | ||
| Makefile | ||
| micropatch.c | ||
| mmio_nvram.c | ||
| mpc8xx_pic.c | ||
| mpc8xx_pic.h | ||
| mpc8xxx_gpio.c | ||
| mpic_msi.c | ||
| mpic_pasemi_msi.c | ||
| mpic_u3msi.c | ||
| mpic.c | ||
| mpic.h | ||
| msi_bitmap.c | ||
| mv64x60_dev.c | ||
| mv64x60_pci.c | ||
| mv64x60_pic.c | ||
| mv64x60_udbg.c | ||
| mv64x60.h | ||
| of_rtc.c | ||
| pmi.c | ||
| ppc4xx_gpio.c | ||
| ppc4xx_pci.c | ||
| ppc4xx_pci.h | ||
| ppc4xx_soc.c | ||
| rtc_cmos_setup.c | ||
| simple_gpio.c | ||
| simple_gpio.h | ||
| tsi108_dev.c | ||
| tsi108_pci.c | ||
| uic.c | ||
| xilinx_intc.c | ||