mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-25 10:59:05 +00:00
b23083a9c6
The offset of the first spare bit register on Tegra114 is 0x280, but account for the fixed offset of 0x100 in the fuse accessor. Signed-off-by: Thierry Reding <treding@nvidia.com> |
||
---|---|---|
.. | ||
fuse-tegra20.c | ||
fuse-tegra30.c | ||
fuse-tegra.c | ||
fuse.h | ||
Makefile | ||
speedo-tegra20.c | ||
speedo-tegra30.c | ||
speedo-tegra114.c | ||
speedo-tegra124.c | ||
speedo-tegra210.c | ||
tegra-apbmisc.c |