mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-29 13:00:35 +00:00
c17afc0aa6
Any interrupts based off either of the onboard VICs cannot be resumed from any more as it seems set_irq_wake() is now checking the error code returned from the low level handlers and not setting the wake-state on the interrupt if this fails. Ensure that we make the interrupts we can resume from available on the VIC and then do a pre-sleep mask of all the VIC interrupts as the wakeup is handled by a seperate block. Signed-off-by: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
73 lines
1.9 KiB
C
73 lines
1.9 KiB
C
/* arch/arm/plat-s3c64xx/irq.c
|
|
*
|
|
* Copyright 2008 Openmoko, Inc.
|
|
* Copyright 2008 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
* http://armlinux.simtec.co.uk/
|
|
*
|
|
* S3C64XX - Interrupt handling
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <asm/hardware/vic.h>
|
|
|
|
#include <mach/map.h>
|
|
#include <plat/irq-vic-timer.h>
|
|
#include <plat/irq-uart.h>
|
|
#include <plat/cpu.h>
|
|
|
|
static struct s3c_uart_irq uart_irqs[] = {
|
|
[0] = {
|
|
.regs = S3C_VA_UART0,
|
|
.base_irq = IRQ_S3CUART_BASE0,
|
|
.parent_irq = IRQ_UART0,
|
|
},
|
|
[1] = {
|
|
.regs = S3C_VA_UART1,
|
|
.base_irq = IRQ_S3CUART_BASE1,
|
|
.parent_irq = IRQ_UART1,
|
|
},
|
|
[2] = {
|
|
.regs = S3C_VA_UART2,
|
|
.base_irq = IRQ_S3CUART_BASE2,
|
|
.parent_irq = IRQ_UART2,
|
|
},
|
|
[3] = {
|
|
.regs = S3C_VA_UART3,
|
|
.base_irq = IRQ_S3CUART_BASE3,
|
|
.parent_irq = IRQ_UART3,
|
|
},
|
|
};
|
|
|
|
/* setup the sources the vic should advertise resume for, even though it
|
|
* is not doing the wake (set_irq_wake needs to be valid) */
|
|
#define IRQ_VIC0_RESUME (1 << (IRQ_RTC_TIC - IRQ_VIC0_BASE))
|
|
#define IRQ_VIC1_RESUME (1 << (IRQ_RTC_ALARM - IRQ_VIC1_BASE) | \
|
|
1 << (IRQ_PENDN - IRQ_VIC1_BASE) | \
|
|
1 << (IRQ_HSMMC0 - IRQ_VIC1_BASE) | \
|
|
1 << (IRQ_HSMMC1 - IRQ_VIC1_BASE) | \
|
|
1 << (IRQ_HSMMC2 - IRQ_VIC1_BASE))
|
|
|
|
void __init s3c64xx_init_irq(u32 vic0_valid, u32 vic1_valid)
|
|
{
|
|
printk(KERN_DEBUG "%s: initialising interrupts\n", __func__);
|
|
|
|
/* initialise the pair of VICs */
|
|
vic_init(VA_VIC0, IRQ_VIC0_BASE, vic0_valid, IRQ_VIC0_RESUME);
|
|
vic_init(VA_VIC1, IRQ_VIC1_BASE, vic1_valid, IRQ_VIC1_RESUME);
|
|
|
|
/* add the timer sub-irqs */
|
|
s3c_init_vic_timer_irq(5, IRQ_TIMER0);
|
|
|
|
s3c_init_uart_irqs(uart_irqs, ARRAY_SIZE(uart_irqs));
|
|
}
|