mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-23 09:56:00 +00:00
87246b7567
For a given SDRAM clock rate, SDRAM chips require memory controllers to use a specific set of timing minimums and maximums to transfer data reliably. These parameters can be different for different memory chips and can also potentially vary by board. This patch adds the infrastructure for board-*.c files to pass this timing data to the SDRAM controller init function. The timing data is specified in an 'omap_sdrc_params' structure, in terms of SDRC controller register values. An array of these structs, one per SDRC target clock rate, is passed by the board-*.c file to omap2_init_common_hw(). This patch does not define the values for different memory chips, nor does it use the values for anything; those will come in subsequent patches. linux-omap source commit is bc84ecfc795c2d1c5cda8da4127cf972f488a696. Signed-off-by: Paul Walmsley <paul@pwsan.com> Signed-off-by: Tony Lindgren <tony@atomide.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
94 lines
2.3 KiB
C
94 lines
2.3 KiB
C
/*
|
|
* SMS/SDRC (SDRAM controller) common code for OMAP2/3
|
|
*
|
|
* Copyright (C) 2005, 2008 Texas Instruments Inc.
|
|
* Copyright (C) 2005, 2008 Nokia Corporation
|
|
*
|
|
* Tony Lindgren <tony@atomide.com>
|
|
* Paul Walmsley
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#undef DEBUG
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/device.h>
|
|
#include <linux/list.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/io.h>
|
|
|
|
#include <mach/common.h>
|
|
#include <mach/clock.h>
|
|
#include <mach/sram.h>
|
|
|
|
#include "prm.h"
|
|
|
|
#include <mach/sdrc.h>
|
|
#include "sdrc.h"
|
|
|
|
static struct omap_sdrc_params *sdrc_init_params;
|
|
|
|
void __iomem *omap2_sdrc_base;
|
|
void __iomem *omap2_sms_base;
|
|
|
|
|
|
/**
|
|
* omap2_sdrc_get_params - return SDRC register values for a given clock rate
|
|
* @r: SDRC clock rate (in Hz)
|
|
*
|
|
* Return pre-calculated values for the SDRC_ACTIM_CTRLA,
|
|
* SDRC_ACTIM_CTRLB, SDRC_RFR_CTRL, and SDRC_MR registers, for a given
|
|
* SDRC clock rate 'r'. These parameters control various timing
|
|
* delays in the SDRAM controller that are expressed in terms of the
|
|
* number of SDRC clock cycles to wait; hence the clock rate
|
|
* dependency. Note that sdrc_init_params must be sorted rate
|
|
* descending. Also assumes that both chip-selects use the same
|
|
* timing parameters. Returns a struct omap_sdrc_params * upon
|
|
* success, or NULL upon failure.
|
|
*/
|
|
struct omap_sdrc_params *omap2_sdrc_get_params(unsigned long r)
|
|
{
|
|
struct omap_sdrc_params *sp;
|
|
|
|
sp = sdrc_init_params;
|
|
|
|
while (sp->rate != r)
|
|
sp++;
|
|
|
|
if (!sp->rate)
|
|
return NULL;
|
|
|
|
return sp;
|
|
}
|
|
|
|
|
|
void __init omap2_set_globals_sdrc(struct omap_globals *omap2_globals)
|
|
{
|
|
omap2_sdrc_base = omap2_globals->sdrc;
|
|
omap2_sms_base = omap2_globals->sms;
|
|
}
|
|
|
|
/* turn on smart idle modes for SDRAM scheduler and controller */
|
|
void __init omap2_sdrc_init(struct omap_sdrc_params *sp)
|
|
{
|
|
u32 l;
|
|
|
|
l = sms_read_reg(SMS_SYSCONFIG);
|
|
l &= ~(0x3 << 3);
|
|
l |= (0x2 << 3);
|
|
sms_write_reg(l, SMS_SYSCONFIG);
|
|
|
|
l = sdrc_read_reg(SDRC_SYSCONFIG);
|
|
l &= ~(0x3 << 3);
|
|
l |= (0x2 << 3);
|
|
sdrc_write_reg(l, SDRC_SYSCONFIG);
|
|
|
|
sdrc_init_params = sp;
|
|
}
|