mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-22 09:22:37 +00:00
382266ad5a
This patch adds the support for the L210/L220 (outer) cache controller. The cache range operations are done by index/way since L2 cache controller only accepts physical addresses. Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
57 lines
1.8 KiB
C
57 lines
1.8 KiB
C
/*
|
|
* include/asm-arm/hardware/cache-l2x0.h
|
|
*
|
|
* Copyright (C) 2007 ARM Limited
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __ASM_ARM_HARDWARE_L2X0_H
|
|
#define __ASM_ARM_HARDWARE_L2X0_H
|
|
|
|
#define L2X0_CACHE_ID 0x000
|
|
#define L2X0_CACHE_TYPE 0x004
|
|
#define L2X0_CTRL 0x100
|
|
#define L2X0_AUX_CTRL 0x104
|
|
#define L2X0_EVENT_CNT_CTRL 0x200
|
|
#define L2X0_EVENT_CNT1_CFG 0x204
|
|
#define L2X0_EVENT_CNT0_CFG 0x208
|
|
#define L2X0_EVENT_CNT1_VAL 0x20C
|
|
#define L2X0_EVENT_CNT0_VAL 0x210
|
|
#define L2X0_INTR_MASK 0x214
|
|
#define L2X0_MASKED_INTR_STAT 0x218
|
|
#define L2X0_RAW_INTR_STAT 0x21C
|
|
#define L2X0_INTR_CLEAR 0x220
|
|
#define L2X0_CACHE_SYNC 0x730
|
|
#define L2X0_INV_LINE_PA 0x770
|
|
#define L2X0_INV_WAY 0x77C
|
|
#define L2X0_CLEAN_LINE_PA 0x7B0
|
|
#define L2X0_CLEAN_LINE_IDX 0x7B8
|
|
#define L2X0_CLEAN_WAY 0x7BC
|
|
#define L2X0_CLEAN_INV_LINE_PA 0x7F0
|
|
#define L2X0_CLEAN_INV_LINE_IDX 0x7F8
|
|
#define L2X0_CLEAN_INV_WAY 0x7FC
|
|
#define L2X0_LOCKDOWN_WAY_D 0x900
|
|
#define L2X0_LOCKDOWN_WAY_I 0x904
|
|
#define L2X0_TEST_OPERATION 0xF00
|
|
#define L2X0_LINE_DATA 0xF10
|
|
#define L2X0_LINE_TAG 0xF30
|
|
#define L2X0_DEBUG_CTRL 0xF40
|
|
|
|
#ifndef __ASSEMBLY__
|
|
extern void __init l2x0_init(void __iomem *base, __u32 aux_val, __u32 aux_mask);
|
|
#endif
|
|
|
|
#endif
|