Aneesh Kumar K.V
bf16cdf48a
powerpc/mm/radix: Update LPCR HR bit as per ISA
...
PowerISA 3.0 requires the MMU mode (radix vs. hash) of the hypervisor
to be mirrored in the LPCR register, in addition to the partition table.
This is done to avoid fetching from the table when deciding, among other
things, how to perform transitions to HV mode on some interrupts.
So let's set it up appropriately
Signed-off-by: Aneesh Kumar K.V <aneesh.kumar@linux.vnet.ibm.com>
Acked-by: Balbir Singh <bsingharora@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2016-07-17 16:42:50 +10:00
..
2016-03-11 17:20:11 -06:00
2015-12-14 15:19:07 +11:00
2013-07-01 11:10:36 +10:00
2015-06-03 13:27:19 +10:00
2016-03-11 17:20:12 -06:00
2015-07-06 20:24:35 +10:00
2016-05-01 18:32:24 +10:00
2016-05-01 18:32:43 +10:00
2016-05-01 18:32:43 +10:00
2012-07-11 14:18:22 +10:00
2016-07-15 14:57:47 +10:00
2016-07-15 14:57:47 +10:00
2015-05-19 08:39:14 +02:00
2016-05-01 18:32:43 +10:00
2016-03-03 23:43:05 -06:00
2016-05-01 18:32:43 +10:00
2016-05-11 21:53:55 +10:00
2016-05-20 10:12:41 -07:00
2011-11-25 14:11:27 +11:00
2013-04-18 13:03:54 +10:00
2012-03-07 17:06:09 +11:00
2016-07-07 22:03:10 +10:00
2016-05-01 18:33:02 +10:00
2016-05-11 21:53:57 +10:00
2016-07-07 16:33:27 +10:00
2016-05-11 21:53:47 +10:00
2016-06-17 19:50:55 +10:00
2014-07-28 14:10:26 +10:00
2015-06-11 15:16:54 +10:00
2016-05-11 21:54:00 +10:00
2016-05-01 18:33:02 +10:00
2016-06-14 16:06:13 +10:00
2016-03-11 20:04:32 -06:00
2016-05-11 21:53:56 +10:00
2016-05-01 18:32:48 +10:00
2016-06-01 13:47:34 +10:00
2016-05-11 21:53:57 +10:00
2016-07-17 16:42:50 +10:00
2016-05-11 21:53:52 +10:00
2016-03-11 17:18:02 -06:00
2016-05-11 21:53:53 +10:00
2016-04-11 20:30:40 +10:00
2016-05-11 21:53:46 +10:00
2016-01-15 17:56:32 -08:00
2011-10-31 19:30:38 -04:00
2016-05-01 18:33:08 +10:00
2016-03-01 19:27:20 +11:00
2016-03-01 19:27:20 +11:00
2016-03-04 23:44:02 -06:00
2016-07-17 16:42:50 +10:00
2015-03-18 10:48:59 +11:00
2015-03-18 10:48:59 +11:00