Catalin Marinas c30c2f99e1 ARMv7: Add extra barriers for flush_cache_all compressed/head.S
The flush_cache_all function on ARMv7 is implemented as a series of
cache operations by set/way. These are not guaranteed to be ordered with
previous memory accesses, requiring a DMB. This patch also adds barriers
for the TLB operations in compressed/head.S

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
2008-11-06 13:23:07 +00:00
..
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2005-04-16 15:20:36 -07:00
2006-06-25 11:23:45 +01:00
2008-10-09 21:31:56 +01:00
2008-10-01 17:24:04 +01:00
2008-09-06 12:10:45 +01:00
2008-10-09 21:31:56 +01:00
2008-10-09 21:31:56 +01:00
2008-09-05 14:11:24 +01:00
2008-10-09 21:31:56 +01:00