Stephen Chivers c59c015b6a powerpc: Correct emulated mtfsf instruction ... The emulated (CONFIG_MATH_EMULATION_FULL) PowerPC Floating Point instruction mtfsf does not correctly copy bits from its source register to the Floating Point Status and Register (FPSCR). The error is in the preparation of the mask used to select the bits to be copied from the source to the FPSCR. Execution of the mtfsf instruction does not produce the same results on a MPC8548 platform (emulated floating point) as on MPC7410 or 440EP platforms (hardware floating point). This error has been detected using a Freescale MPC8548 based platform and the patch below tested using that platform. The patch is based on the patch(es) provided by Gabriel Paubert and analysis by Gabriel, James Yang and David Laight. Signed-off-by: Stephen Chivers <schivers@csc.com> Signed-off-by: Gabriel Paubert <paubert@iram.es> Tested-by: Stephen Chivers <schivers@csc.com> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>		2014-04-07 10:33:11 +10:00
..
fabs.c
fadd.c
fadds.c
fcmpo.c
fcmpu.c
fctiw.c
fctiwz.c
fdiv.c
fdivs.c
fmadd.c
fmadds.c
fmr.c
fmsub.c
fmsubs.c
fmul.c
fmuls.c
fnabs.c
fneg.c
fnmadd.c
fnmadds.c
fnmsub.c
fnmsubs.c
fre.c
fres.c
frsp.c
frsqrte.c
frsqrtes.c
fsel.c
fsqrt.c
fsqrts.c
fsub.c
fsubs.c
lfd.c
lfs.c
Makefile
math_efp.c	powerpc: fix e500 SPE float SIGFPE generation	2014-01-07 18:43:42 -06:00
math.c
mcrfs.c
mffs.c
mtfsb0.c
mtfsb1.c
mtfsf.c	powerpc: Correct emulated mtfsf instruction	2014-04-07 10:33:11 +10:00
mtfsfi.c
stfd.c
stfiwx.c
stfs.c
udivmodti4.c