Atsushi Nemoto 8986d2f50e [MIPS] cevt-txx9: Reset timer counter on initialization
The txx9_tmr_init() will not clear a timer counter register in a certain
case.  The counter register is cleared on 1->0 transition of TCE bit if
CRE=1.  So just clearing the TCE bit is not enough.

Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2008-07-03 19:14:27 +01:00
..
2008-06-20 16:46:10 -07:00
2008-05-16 17:22:20 -04:00
2008-06-30 15:06:48 -07:00
2008-05-16 17:22:20 -04:00
2008-06-09 16:49:43 +09:00
2008-06-03 15:21:21 -07:00
2008-05-16 17:22:20 -04:00
2008-04-29 08:06:11 -07:00