Zhao Yakui
d66760962d
gma500: Program the DPLL lane based on the selected digitial port ...
Based on the spec, the CRT output doesn't use the lane. And the HDMI B output
uses the Lane0/1 while the HDMI C output uses the Lane 2/3. But currently
it will program all the four lanes for the CRT/HDMI.
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
[Ported to the in-kernel driver]
Signed-off-by: Alan Cox <alan@linux.intel.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2012-08-24 09:28:58 +10:00
2012-08-12 21:34:09 +03:00
2012-08-02 11:50:24 -07:00
2012-08-06 13:29:57 -07:00
2012-08-08 20:49:33 +02:00
2012-08-02 13:51:46 -04:00
2012-08-04 12:15:39 +04:00
2012-08-14 07:52:41 +03:00
2012-08-08 20:49:25 +02:00
2012-07-31 19:07:42 -07:00
2012-08-13 10:15:22 +05:30
2012-07-31 19:07:42 -07:00
2012-08-14 07:50:36 +03:00
2012-08-24 09:28:58 +10:00
2012-07-31 18:47:44 -07:00
2012-07-31 19:07:42 -07:00
2012-07-31 19:07:42 -07:00
2012-08-09 15:16:41 +02:00
2012-08-06 18:10:04 +02:00
2012-08-06 13:22:50 -07:00
2012-08-13 14:34:02 +08:00
2012-08-02 11:34:40 -07:00
2012-07-31 18:47:44 -07:00
2012-08-10 12:28:57 +02:00
2012-08-01 16:41:07 -07:00
2012-08-12 21:31:44 +03:00
2012-08-12 13:42:18 -07:00
2012-08-07 14:34:12 +02:00
2012-08-10 14:29:43 +02:00
2012-08-02 11:52:39 -07:00
2012-08-08 20:49:16 +02:00
2012-08-08 07:32:55 -07:00
2012-08-01 09:02:41 -07:00
2012-08-09 13:21:05 +09:00
2012-08-10 12:27:47 +02:00
2012-08-02 11:52:39 -07:00
2012-08-01 10:26:23 -07:00
2012-07-31 18:08:25 -07:00
2012-08-01 13:48:54 +09:00
2012-08-12 21:31:44 +03:00
2012-07-31 08:16:24 -06:00
2012-08-01 10:45:12 -07:00
2012-08-02 11:50:24 -07:00
2012-07-31 08:16:22 -06:00
2012-07-31 08:16:22 -06:00
d66760962d