mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-30 13:38:40 +00:00
e3480271f5
Until now, the mce_severity mechanism can only identify the severity of UCNA error as MCE_KEEP_SEVERITY. Meanwhile, it is not able to filter out DEFERRED error for AMD platform. This patch extends the mce_severity mechanism for handling UCNA/DEFERRED error. In order to do this, the patch introduces a new severity level - MCE_UCNA/DEFERRED_SEVERITY. In addition, mce_severity is specific to machine check exception, and it will check MCIP/EIPV/RIPV bits. In order to use mce_severity mechanism in non-exception context, the patch also introduces a new argument (is_excp) for mce_severity. `is_excp' is used to explicitly specify the calling context of mce_severity. Reviewed-by: Aravind Gopalakrishnan <Aravind.Gopalakrishnan@amd.com> Signed-off-by: Chen Yucong <slaoub@gmail.com> Signed-off-by: Tony Luck <tony.luck@intel.com>
85 lines
1.7 KiB
C
85 lines
1.7 KiB
C
#ifndef _EDAC_MCE_AMD_H
|
|
#define _EDAC_MCE_AMD_H
|
|
|
|
#include <linux/notifier.h>
|
|
|
|
#include <asm/mce.h>
|
|
|
|
#define EC(x) ((x) & 0xffff)
|
|
#define XEC(x, mask) (((x) >> 16) & mask)
|
|
|
|
#define LOW_SYNDROME(x) (((x) >> 15) & 0xff)
|
|
#define HIGH_SYNDROME(x) (((x) >> 24) & 0xff)
|
|
|
|
#define TLB_ERROR(x) (((x) & 0xFFF0) == 0x0010)
|
|
#define MEM_ERROR(x) (((x) & 0xFF00) == 0x0100)
|
|
#define BUS_ERROR(x) (((x) & 0xF800) == 0x0800)
|
|
#define INT_ERROR(x) (((x) & 0xF4FF) == 0x0400)
|
|
|
|
#define TT(x) (((x) >> 2) & 0x3)
|
|
#define TT_MSG(x) tt_msgs[TT(x)]
|
|
#define II(x) (((x) >> 2) & 0x3)
|
|
#define II_MSG(x) ii_msgs[II(x)]
|
|
#define LL(x) ((x) & 0x3)
|
|
#define LL_MSG(x) ll_msgs[LL(x)]
|
|
#define TO(x) (((x) >> 8) & 0x1)
|
|
#define TO_MSG(x) to_msgs[TO(x)]
|
|
#define PP(x) (((x) >> 9) & 0x3)
|
|
#define PP_MSG(x) pp_msgs[PP(x)]
|
|
#define UU(x) (((x) >> 8) & 0x3)
|
|
#define UU_MSG(x) uu_msgs[UU(x)]
|
|
|
|
#define R4(x) (((x) >> 4) & 0xf)
|
|
#define R4_MSG(x) ((R4(x) < 9) ? rrrr_msgs[R4(x)] : "Wrong R4!")
|
|
|
|
extern const char * const pp_msgs[];
|
|
|
|
enum tt_ids {
|
|
TT_INSTR = 0,
|
|
TT_DATA,
|
|
TT_GEN,
|
|
TT_RESV,
|
|
};
|
|
|
|
enum ll_ids {
|
|
LL_RESV = 0,
|
|
LL_L1,
|
|
LL_L2,
|
|
LL_LG,
|
|
};
|
|
|
|
enum ii_ids {
|
|
II_MEM = 0,
|
|
II_RESV,
|
|
II_IO,
|
|
II_GEN,
|
|
};
|
|
|
|
enum rrrr_ids {
|
|
R4_GEN = 0,
|
|
R4_RD,
|
|
R4_WR,
|
|
R4_DRD,
|
|
R4_DWR,
|
|
R4_IRD,
|
|
R4_PREF,
|
|
R4_EVICT,
|
|
R4_SNOOP,
|
|
};
|
|
|
|
/*
|
|
* per-family decoder ops
|
|
*/
|
|
struct amd_decoder_ops {
|
|
bool (*mc0_mce)(u16, u8);
|
|
bool (*mc1_mce)(u16, u8);
|
|
bool (*mc2_mce)(u16, u8);
|
|
};
|
|
|
|
void amd_report_gart_errors(bool);
|
|
void amd_register_ecc_decoder(void (*f)(int, struct mce *));
|
|
void amd_unregister_ecc_decoder(void (*f)(int, struct mce *));
|
|
int amd_decode_mce(struct notifier_block *nb, unsigned long val, void *data);
|
|
|
|
#endif /* _EDAC_MCE_AMD_H */
|