mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-22 17:33:01 +00:00
1fa9be72b5
For systems where the core cycles are not a usable tick source (like SMP or cycles gets updated), enable gptimer0 as an alternative. Signed-off-by: Graf Yang <graf.yang@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
96 lines
1.6 KiB
Plaintext
96 lines
1.6 KiB
Plaintext
if (BF533 || BF532 || BF531)
|
|
|
|
source "arch/blackfin/mach-bf533/boards/Kconfig"
|
|
|
|
menu "BF533/2/1 Specific Configuration"
|
|
|
|
comment "Interrupt Priority Assignment"
|
|
menu "Priority"
|
|
|
|
config UART_ERROR
|
|
int "UART ERROR"
|
|
default 7
|
|
config SPORT0_ERROR
|
|
int "SPORT0 ERROR"
|
|
default 7
|
|
config SPI_ERROR
|
|
int "SPI ERROR"
|
|
default 7
|
|
config SPORT1_ERROR
|
|
int "SPORT1 ERROR"
|
|
default 7
|
|
config PPI_ERROR
|
|
int "PPI ERROR"
|
|
default 7
|
|
config DMA_ERROR
|
|
int "DMA ERROR"
|
|
default 7
|
|
config PLLWAKE_ERROR
|
|
int "PLL WAKEUP ERROR"
|
|
default 7
|
|
|
|
config RTC_ERROR
|
|
int "RTC ERROR"
|
|
default 8
|
|
config DMA0_PPI
|
|
int "DMA0 PPI"
|
|
default 8
|
|
|
|
config DMA1_SPORT0RX
|
|
int "DMA1 (SPORT0 RX)"
|
|
default 9
|
|
config DMA2_SPORT0TX
|
|
int "DMA2 (SPORT0 TX)"
|
|
default 9
|
|
config DMA3_SPORT1RX
|
|
int "DMA3 (SPORT1 RX)"
|
|
default 9
|
|
config DMA4_SPORT1TX
|
|
int "DMA4 (SPORT1 TX)"
|
|
default 9
|
|
config DMA5_SPI
|
|
int "DMA5 (SPI)"
|
|
default 10
|
|
config DMA6_UARTRX
|
|
int "DMA6 (UART0 RX)"
|
|
default 10
|
|
config DMA7_UARTTX
|
|
int "DMA7 (UART0 TX)"
|
|
default 10
|
|
config TIMER0
|
|
int "TIMER0"
|
|
default 7 if TICKSOURCE_GPTMR0
|
|
default 8
|
|
config TIMER1
|
|
int "TIMER1"
|
|
default 11
|
|
config TIMER2
|
|
int "TIMER2"
|
|
default 11
|
|
config PFA
|
|
int "PF Interrupt A"
|
|
default 12
|
|
config PFB
|
|
int "PF Interrupt B"
|
|
default 12
|
|
config MEMDMA0
|
|
int "MEMORY DMA0"
|
|
default 13
|
|
config MEMDMA1
|
|
int "MEMORY DMA1"
|
|
default 13
|
|
config WDTIMER
|
|
int "WATCH DOG TIMER"
|
|
default 13
|
|
|
|
help
|
|
Enter the priority numbers between 7-13 ONLY. Others are Reserved.
|
|
This applies to all the above. It is not recommended to assign the
|
|
highest priority number 7 to UART or any other device.
|
|
|
|
endmenu
|
|
|
|
endmenu
|
|
|
|
endif
|