mirror of
https://github.com/FEX-Emu/linux.git
synced 2024-12-22 09:22:37 +00:00
d7c5d0dcff
With LPAE, the physical address mask is 40-bit while the page table entry is 64-bit. This patch introduces PHYS_MASK for the 2-level page table format, defined as ~0UL. Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
94 lines
3.2 KiB
C
94 lines
3.2 KiB
C
/*
|
|
* arch/arm/include/asm/pgtable-2level-hwdef.h
|
|
*
|
|
* Copyright (C) 1995-2002 Russell King
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef _ASM_PGTABLE_2LEVEL_HWDEF_H
|
|
#define _ASM_PGTABLE_2LEVEL_HWDEF_H
|
|
|
|
/*
|
|
* Hardware page table definitions.
|
|
*
|
|
* + Level 1 descriptor (PMD)
|
|
* - common
|
|
*/
|
|
#define PMD_TYPE_MASK (_AT(pmdval_t, 3) << 0)
|
|
#define PMD_TYPE_FAULT (_AT(pmdval_t, 0) << 0)
|
|
#define PMD_TYPE_TABLE (_AT(pmdval_t, 1) << 0)
|
|
#define PMD_TYPE_SECT (_AT(pmdval_t, 2) << 0)
|
|
#define PMD_BIT4 (_AT(pmdval_t, 1) << 4)
|
|
#define PMD_DOMAIN(x) (_AT(pmdval_t, (x)) << 5)
|
|
#define PMD_PROTECTION (_AT(pmdval_t, 1) << 9) /* v5 */
|
|
/*
|
|
* - section
|
|
*/
|
|
#define PMD_SECT_BUFFERABLE (_AT(pmdval_t, 1) << 2)
|
|
#define PMD_SECT_CACHEABLE (_AT(pmdval_t, 1) << 3)
|
|
#define PMD_SECT_XN (_AT(pmdval_t, 1) << 4) /* v6 */
|
|
#define PMD_SECT_AP_WRITE (_AT(pmdval_t, 1) << 10)
|
|
#define PMD_SECT_AP_READ (_AT(pmdval_t, 1) << 11)
|
|
#define PMD_SECT_TEX(x) (_AT(pmdval_t, (x)) << 12) /* v5 */
|
|
#define PMD_SECT_APX (_AT(pmdval_t, 1) << 15) /* v6 */
|
|
#define PMD_SECT_S (_AT(pmdval_t, 1) << 16) /* v6 */
|
|
#define PMD_SECT_nG (_AT(pmdval_t, 1) << 17) /* v6 */
|
|
#define PMD_SECT_SUPER (_AT(pmdval_t, 1) << 18) /* v6 */
|
|
#define PMD_SECT_AF (_AT(pmdval_t, 0))
|
|
|
|
#define PMD_SECT_UNCACHED (_AT(pmdval_t, 0))
|
|
#define PMD_SECT_BUFFERED (PMD_SECT_BUFFERABLE)
|
|
#define PMD_SECT_WT (PMD_SECT_CACHEABLE)
|
|
#define PMD_SECT_WB (PMD_SECT_CACHEABLE | PMD_SECT_BUFFERABLE)
|
|
#define PMD_SECT_MINICACHE (PMD_SECT_TEX(1) | PMD_SECT_CACHEABLE)
|
|
#define PMD_SECT_WBWA (PMD_SECT_TEX(1) | PMD_SECT_CACHEABLE | PMD_SECT_BUFFERABLE)
|
|
#define PMD_SECT_NONSHARED_DEV (PMD_SECT_TEX(2))
|
|
|
|
/*
|
|
* - coarse table (not used)
|
|
*/
|
|
|
|
/*
|
|
* + Level 2 descriptor (PTE)
|
|
* - common
|
|
*/
|
|
#define PTE_TYPE_MASK (_AT(pteval_t, 3) << 0)
|
|
#define PTE_TYPE_FAULT (_AT(pteval_t, 0) << 0)
|
|
#define PTE_TYPE_LARGE (_AT(pteval_t, 1) << 0)
|
|
#define PTE_TYPE_SMALL (_AT(pteval_t, 2) << 0)
|
|
#define PTE_TYPE_EXT (_AT(pteval_t, 3) << 0) /* v5 */
|
|
#define PTE_BUFFERABLE (_AT(pteval_t, 1) << 2)
|
|
#define PTE_CACHEABLE (_AT(pteval_t, 1) << 3)
|
|
|
|
/*
|
|
* - extended small page/tiny page
|
|
*/
|
|
#define PTE_EXT_XN (_AT(pteval_t, 1) << 0) /* v6 */
|
|
#define PTE_EXT_AP_MASK (_AT(pteval_t, 3) << 4)
|
|
#define PTE_EXT_AP0 (_AT(pteval_t, 1) << 4)
|
|
#define PTE_EXT_AP1 (_AT(pteval_t, 2) << 4)
|
|
#define PTE_EXT_AP_UNO_SRO (_AT(pteval_t, 0) << 4)
|
|
#define PTE_EXT_AP_UNO_SRW (PTE_EXT_AP0)
|
|
#define PTE_EXT_AP_URO_SRW (PTE_EXT_AP1)
|
|
#define PTE_EXT_AP_URW_SRW (PTE_EXT_AP1|PTE_EXT_AP0)
|
|
#define PTE_EXT_TEX(x) (_AT(pteval_t, (x)) << 6) /* v5 */
|
|
#define PTE_EXT_APX (_AT(pteval_t, 1) << 9) /* v6 */
|
|
#define PTE_EXT_COHERENT (_AT(pteval_t, 1) << 9) /* XScale3 */
|
|
#define PTE_EXT_SHARED (_AT(pteval_t, 1) << 10) /* v6 */
|
|
#define PTE_EXT_NG (_AT(pteval_t, 1) << 11) /* v6 */
|
|
|
|
/*
|
|
* - small page
|
|
*/
|
|
#define PTE_SMALL_AP_MASK (_AT(pteval_t, 0xff) << 4)
|
|
#define PTE_SMALL_AP_UNO_SRO (_AT(pteval_t, 0x00) << 4)
|
|
#define PTE_SMALL_AP_UNO_SRW (_AT(pteval_t, 0x55) << 4)
|
|
#define PTE_SMALL_AP_URO_SRW (_AT(pteval_t, 0xaa) << 4)
|
|
#define PTE_SMALL_AP_URW_SRW (_AT(pteval_t, 0xff) << 4)
|
|
|
|
#define PHYS_MASK (~0UL)
|
|
|
|
#endif
|