Lars-Peter Clausen ee0ebe8100 spi: cadence: Fix 3-to-8 mux mode
In 3-to-8 mux mode for the CS pins we need to set the PERI_SEL bit in the
control register. Currently the driver never sets this bit even when
configured for 3-to-8 mux mode. This patch adds code which sets the bit
during device initialization when necessary.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
Acked-by: Harini Katakam <harinik@xilinx.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
2014-11-28 11:42:11 +00:00
..
2014-04-14 20:44:15 +01:00
2014-09-02 11:47:12 +01:00
2014-09-17 11:36:11 -07:00
2014-08-08 11:00:26 -07:00
2014-07-07 12:50:52 +02:00
2014-09-03 19:30:27 +01:00