Florian Fainelli
4348f7e2ae
FPGA: Add TS-7300 FPGA manager
...
Add support for loading bitstreams on the Altera Cyclone II FPGA
populated on the TS-7300 board. This is done through the configuration
and data registers offered through a memory interface between the EP93xx
SoC and the FPGA via an intermediate CPLD device.
The EP93xx SoC on the TS-7300 does not have direct means of configuring
the on-board FPGA other than by using the special memory mapped
interface to the CPLD. No other entity on the system can control the
FPGA bitstream.
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Acked-by: Alan Tull <atull@opensource.altera.com>
Acked-by: Moritz Fischer <moritz.fischer@ettus.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-03-17 15:10:48 +09:00
..
2017-03-07 14:47:24 -08:00
2017-03-02 08:42:29 +01:00
2017-03-03 21:36:56 -08:00
2017-03-02 08:42:32 +01:00
2017-03-03 11:38:56 -08:00
2017-03-10 11:05:47 -08:00
2017-02-23 15:57:04 -08:00
2017-03-11 09:08:47 -08:00
2017-03-03 16:15:48 -08:00
2017-03-02 08:42:27 +01:00
2017-03-09 15:12:27 +01:00
2017-03-03 10:16:38 -08:00
2017-03-09 17:01:09 -08:00
2017-03-02 08:42:40 +01:00
2017-02-27 18:43:47 -08:00
2017-03-02 08:42:40 +01:00
2017-03-02 08:42:32 +01:00
2017-02-20 12:47:44 -08:00
2017-02-27 18:43:46 -08:00
2017-02-28 20:29:41 -08:00
2017-03-07 14:25:48 -08:00
2017-03-17 15:10:48 +09:00
2017-02-23 08:46:04 -08:00
2017-03-10 09:53:00 -08:00
2017-03-02 08:42:32 +01:00
2017-03-02 08:42:32 +01:00
2017-03-09 17:01:09 -08:00
2017-02-27 18:43:47 -08:00
2017-02-24 17:46:54 -08:00
2017-03-09 16:41:48 +01:00
2017-03-02 08:42:36 +01:00
2017-03-02 17:41:27 -08:00
2017-03-04 11:26:18 -08:00
2017-03-02 08:42:40 +01:00
2017-03-01 10:01:56 -08:00
2017-03-02 08:42:28 +01:00
2017-03-09 12:06:41 +01:00
2017-03-09 17:01:09 -08:00
2017-03-02 08:42:27 +01:00
2017-03-02 08:42:32 +01:00
2017-03-02 08:42:32 +01:00
2017-03-02 08:42:32 +01:00
2017-03-09 17:01:10 -08:00
2017-03-10 08:34:42 -08:00
2017-02-23 15:57:04 -08:00
2017-02-21 11:51:42 -08:00
2017-02-22 12:14:01 -08:00
2017-03-09 11:48:47 -08:00
2017-03-02 08:42:27 +01:00
2017-03-09 17:01:09 -08:00
2017-03-09 17:01:09 -08:00
2017-02-27 18:43:47 -08:00
2017-03-01 00:49:42 -08:00
2017-03-03 10:53:35 -08:00
2017-02-22 19:23:14 -08:00
2017-03-02 08:42:40 +01:00
2017-03-03 16:20:06 -08:00
2017-03-02 08:42:32 +01:00
2017-03-07 14:23:30 -06:00
2017-03-02 08:42:27 +01:00
2017-02-23 11:53:22 -08:00
2017-03-06 14:38:05 +01:00
2017-03-02 08:42:27 +01:00
2017-02-27 18:43:47 -08:00
2017-03-02 08:42:29 +01:00
2017-02-22 18:22:53 -08:00
2017-03-01 09:46:02 -08:00
2017-02-27 18:43:45 -08:00
2017-02-20 17:23:57 -08:00
2017-03-02 13:53:13 -08:00
2017-02-23 15:57:04 -08:00
2017-03-02 13:53:13 -08:00
2017-03-02 08:42:32 +01:00
2017-03-03 10:16:38 -08:00
2017-03-10 08:34:42 -08:00
2017-03-02 08:42:32 +01:00
2017-03-02 08:42:27 +01:00
2017-03-08 09:45:07 +01:00
2017-03-03 10:16:38 -08:00
2017-03-02 08:42:27 +01:00
2017-03-07 19:58:37 +01:00
2017-03-02 08:42:32 +01:00
2017-03-11 00:08:39 -08:00
2017-03-02 08:42:29 +01:00
2017-03-03 10:16:38 -08:00
2017-03-03 01:45:16 +01:00
2017-03-03 10:16:38 -08:00
2017-03-02 08:42:29 +01:00
2017-03-01 06:15:10 -08:00
2017-03-09 12:23:30 -08:00
2017-02-23 11:53:22 -08:00