mirror of
https://github.com/pret/pokeheartgold.git
synced 2024-12-01 00:50:28 +00:00
996 lines
19 KiB
ArmAsm
996 lines
19 KiB
ArmAsm
.include "asm/macros.inc"
|
|
.include "overlay_93_arm.inc"
|
|
.include "global.inc"
|
|
|
|
.text
|
|
|
|
arm_func_start ov93_0225EE98
|
|
ov93_0225EE98: ; 0x0225EE98
|
|
stmdb sp!, {r4, r5, r6, lr}
|
|
sub sp, sp, #0x80
|
|
add r3, sp, #0
|
|
mov r6, #0
|
|
_0225EEA8:
|
|
mov r0, r6, lsl #1
|
|
add r5, r0, #1
|
|
smull r1, r0, r5, r5
|
|
umull ip, r2, r5, r1
|
|
mla r2, r5, r0, r2
|
|
mov r4, r5, asr #0x1f
|
|
umull lr, r0, r5, ip
|
|
mla r2, r4, r1, r2
|
|
mla r0, r5, r2, r0
|
|
mla r0, r4, ip, r0
|
|
mov r1, lr, lsr #0x18
|
|
orr r1, r1, r0, lsl #8
|
|
add r0, r6, #1
|
|
strb r1, [r3, r6]
|
|
and r6, r0, #0xff
|
|
cmp r6, #0x7f
|
|
blo _0225EEA8
|
|
mov ip, #0xff
|
|
add r1, sp, #0
|
|
mov r0, #0x34
|
|
mov r2, #0x20
|
|
strb ip, [r3, #0x7f]
|
|
bl NNS_G3dGeBufferOP_N
|
|
add sp, sp, #0x80
|
|
ldmia sp!, {r4, r5, r6, pc}
|
|
arm_func_end ov93_0225EE98
|
|
|
|
arm_func_start ov93_0225EF0C
|
|
ov93_0225EF0C: ; 0x0225EF0C
|
|
stmdb sp!, {r4, lr}
|
|
mov lr, #0
|
|
mov r4, lr
|
|
mov ip, lr
|
|
mov r1, #0x80000
|
|
_0225EF20:
|
|
add r3, r0, lr, lsl #5
|
|
str ip, [r3, #0xc]
|
|
str r4, [r3, #0x10]
|
|
str ip, [r3, #0x14]
|
|
sub r2, r4, #0x10000
|
|
str r2, [r3, #0x18]
|
|
str r1, [r3, #0x1c]
|
|
str r4, [r3, #0x20]
|
|
str r1, [r3, #0x24]
|
|
add lr, lr, #1
|
|
str r2, [r3, #0x28]
|
|
cmp lr, #8
|
|
sub r4, r4, #0x10000
|
|
blt _0225EF20
|
|
ldmia sp!, {r4, pc}
|
|
arm_func_end ov93_0225EF0C
|
|
|
|
arm_func_start ov93_0225EF5C
|
|
ov93_0225EF5C: ; 0x0225EF5C
|
|
stmdb sp!, {r4, lr}
|
|
mov lr, #0
|
|
mov r4, lr
|
|
mov ip, lr
|
|
mov r1, #0x80000
|
|
_0225EF70:
|
|
add r3, r0, lr, lsl #5
|
|
str ip, [r3, #0x10c]
|
|
str r4, [r3, #0x110]
|
|
str ip, [r3, #0x114]
|
|
add r2, r4, #0x10000
|
|
str r2, [r3, #0x118]
|
|
str r1, [r3, #0x11c]
|
|
str r4, [r3, #0x120]
|
|
str r1, [r3, #0x124]
|
|
add lr, lr, #1
|
|
mov r4, r2
|
|
str r2, [r3, #0x128]
|
|
cmp lr, #8
|
|
blt _0225EF70
|
|
ldmia sp!, {r4, pc}
|
|
arm_func_end ov93_0225EF5C
|
|
|
|
arm_func_start ov93_0225EFAC
|
|
ov93_0225EFAC: ; 0x0225EFAC
|
|
stmdb sp!, {r3, r4, r5, r6, r7, r8, sb, sl, fp, lr}
|
|
sub sp, sp, #0x48
|
|
mov sb, #0
|
|
ldr r6, _0225F264 ; =0x1FF00000
|
|
mov sl, r0
|
|
mov r4, sb
|
|
add r8, sp, #2
|
|
add r7, sp, #0
|
|
mov fp, sb
|
|
mov r5, sb
|
|
_0225EFD4:
|
|
mov r0, #1
|
|
str r0, [sp, #0x44]
|
|
mov r0, #0x40
|
|
add r1, sp, #0x44
|
|
mov r2, #1
|
|
bl NNS_G3dGeBufferOP_N
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0xc]
|
|
ldr r1, [r1, #0x10]
|
|
mov r2, r8
|
|
mov r3, r7
|
|
bl ov93_0225F268
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0x10c]
|
|
ldr r1, [r1, #0x110]
|
|
mov r0, r0, lsl #8
|
|
mov r1, r1, lsl #8
|
|
mov r1, r1, asr #0x10
|
|
mov r1, r1, lsl #0x10
|
|
mov r0, r0, asr #0x10
|
|
mov r1, r1, lsr #0x10
|
|
mov r0, r0, lsl #0x10
|
|
mov r1, r1, lsl #0x10
|
|
orr r0, r1, r0, lsr #16
|
|
str r0, [sp, #0x40]
|
|
mov r0, #0x22
|
|
add r1, sp, #0x40
|
|
mov r2, #1
|
|
bl NNS_G3dGeBufferOP_N
|
|
mov r0, #0x21
|
|
add r1, sp, #0x3c
|
|
mov r2, #1
|
|
str r6, [sp, #0x3c]
|
|
bl NNS_G3dGeBufferOP_N
|
|
ldrh r3, [sp, #2]
|
|
ldrh r2, [sp]
|
|
mov r0, #0x23
|
|
add r1, sp, #0x34
|
|
orr r2, r3, r2, lsl #16
|
|
str r2, [sp, #0x34]
|
|
mov r2, #2
|
|
str r5, [sp, #0x38]
|
|
bl NNS_G3dGeBufferOP_N
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0x14]
|
|
ldr r1, [r1, #0x18]
|
|
mov r2, r8
|
|
mov r3, r7
|
|
bl ov93_0225F268
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0x114]
|
|
ldr r1, [r1, #0x118]
|
|
mov r0, r0, lsl #8
|
|
mov r1, r1, lsl #8
|
|
mov r1, r1, asr #0x10
|
|
mov r1, r1, lsl #0x10
|
|
mov r0, r0, asr #0x10
|
|
mov r1, r1, lsr #0x10
|
|
mov r0, r0, lsl #0x10
|
|
mov r1, r1, lsl #0x10
|
|
orr r0, r1, r0, lsr #16
|
|
str r0, [sp, #0x30]
|
|
mov r0, #0x22
|
|
add r1, sp, #0x30
|
|
mov r2, #1
|
|
bl NNS_G3dGeBufferOP_N
|
|
mov r0, #0x21
|
|
add r1, sp, #0x2c
|
|
mov r2, #1
|
|
str r6, [sp, #0x2c]
|
|
bl NNS_G3dGeBufferOP_N
|
|
ldrh r3, [sp, #2]
|
|
ldrh r2, [sp]
|
|
mov r0, #0x23
|
|
add r1, sp, #0x24
|
|
orr r2, r3, r2, lsl #16
|
|
str r2, [sp, #0x24]
|
|
mov r2, #2
|
|
str r4, [sp, #0x28]
|
|
bl NNS_G3dGeBufferOP_N
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0x24]
|
|
ldr r1, [r1, #0x28]
|
|
mov r2, r8
|
|
mov r3, r7
|
|
bl ov93_0225F268
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0x124]
|
|
ldr r1, [r1, #0x128]
|
|
mov r0, r0, lsl #8
|
|
mov r1, r1, lsl #8
|
|
mov r1, r1, asr #0x10
|
|
mov r1, r1, lsl #0x10
|
|
mov r0, r0, asr #0x10
|
|
mov r1, r1, lsr #0x10
|
|
mov r0, r0, lsl #0x10
|
|
mov r1, r1, lsl #0x10
|
|
orr r0, r1, r0, lsr #16
|
|
str r0, [sp, #0x20]
|
|
mov r0, #0x22
|
|
add r1, sp, #0x20
|
|
mov r2, #1
|
|
bl NNS_G3dGeBufferOP_N
|
|
mov r0, #0x21
|
|
add r1, sp, #0x1c
|
|
mov r2, #1
|
|
str r6, [sp, #0x1c]
|
|
bl NNS_G3dGeBufferOP_N
|
|
ldrh r3, [sp, #2]
|
|
ldrh r2, [sp]
|
|
mov r0, #0x23
|
|
add r1, sp, #0x14
|
|
orr r2, r3, r2, lsl #16
|
|
str r2, [sp, #0x14]
|
|
mov r2, #2
|
|
str fp, [sp, #0x18]
|
|
bl NNS_G3dGeBufferOP_N
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0x1c]
|
|
ldr r1, [r1, #0x20]
|
|
mov r2, r8
|
|
mov r3, r7
|
|
bl ov93_0225F268
|
|
add r1, sl, sb, lsl #5
|
|
ldr r0, [r1, #0x11c]
|
|
ldr r1, [r1, #0x120]
|
|
mov r0, r0, lsl #8
|
|
mov r1, r1, lsl #8
|
|
mov r1, r1, asr #0x10
|
|
mov r1, r1, lsl #0x10
|
|
mov r0, r0, asr #0x10
|
|
mov r1, r1, lsr #0x10
|
|
mov r0, r0, lsl #0x10
|
|
mov r1, r1, lsl #0x10
|
|
orr r0, r1, r0, lsr #16
|
|
str r0, [sp, #0x10]
|
|
mov r0, #0x22
|
|
add r1, sp, #0x10
|
|
mov r2, #1
|
|
bl NNS_G3dGeBufferOP_N
|
|
mov r0, #0x21
|
|
add r1, sp, #0xc
|
|
mov r2, #1
|
|
str r6, [sp, #0xc]
|
|
bl NNS_G3dGeBufferOP_N
|
|
mov r0, #0
|
|
str r0, [sp, #8]
|
|
ldrh r3, [sp, #2]
|
|
ldrh r2, [sp]
|
|
mov r0, #0x23
|
|
add r1, sp, #4
|
|
orr r2, r3, r2, lsl #16
|
|
str r2, [sp, #4]
|
|
mov r2, #2
|
|
bl NNS_G3dGeBufferOP_N
|
|
mov r1, #0
|
|
mov r0, #0x41
|
|
mov r2, r1
|
|
bl NNS_G3dGeBufferOP_N
|
|
add sb, sb, #1
|
|
cmp sb, #8
|
|
blt _0225EFD4
|
|
add sp, sp, #0x48
|
|
ldmia sp!, {r3, r4, r5, r6, r7, r8, sb, sl, fp, pc}
|
|
.balign 4, 0
|
|
_0225F264: .word 0x1FF00000
|
|
arm_func_end ov93_0225EFAC
|
|
|
|
arm_func_start ov93_0225F268
|
|
ov93_0225F268: ; 0x0225F268
|
|
stmdb sp!, {r3, r4, r5, r6, r7, lr}
|
|
mov r4, r0, asr #0x1f
|
|
mov r5, r1
|
|
mov r1, r4, lsl #0xc
|
|
mov r7, r2
|
|
mov r6, r3
|
|
orr r1, r1, r0, lsr #20
|
|
mov r0, r0, lsl #0xc
|
|
mov r2, #0x80000
|
|
mov r3, #0
|
|
bl _ll_sdiv
|
|
mov r1, r5, asr #0x1f
|
|
mov r1, r1, lsl #0xc
|
|
mov r4, r0
|
|
orr r1, r1, r5, lsr #20
|
|
mov r0, r5, lsl #0xc
|
|
mov r2, #0x80000
|
|
mov r3, #0
|
|
bl _ll_sdiv
|
|
mov r5, r0
|
|
ldr r0, _0225F36C ; =0x00007FFF
|
|
cmp r4, r0
|
|
ble _0225F2C8
|
|
bl GF_AssertFail
|
|
_0225F2C8:
|
|
mov r0, #0x8000
|
|
rsb r0, r0, #0
|
|
cmp r4, r0
|
|
bge _0225F2DC
|
|
bl GF_AssertFail
|
|
_0225F2DC:
|
|
ldr r0, _0225F36C ; =0x00007FFF
|
|
cmp r5, r0
|
|
ble _0225F2EC
|
|
bl GF_AssertFail
|
|
_0225F2EC:
|
|
mov r0, #0x8000
|
|
rsb r0, r0, #0
|
|
cmp r5, r0
|
|
bge _0225F300
|
|
bl GF_AssertFail
|
|
_0225F300:
|
|
ldr r0, _0225F36C ; =0x00007FFF
|
|
sub r1, r4, #0x800
|
|
cmp r1, r0
|
|
ble _0225F314
|
|
bl GF_AssertFail
|
|
_0225F314:
|
|
mov r0, #0x8000
|
|
sub r1, r4, #0x800
|
|
rsb r0, r0, #0
|
|
cmp r1, r0
|
|
bge _0225F32C
|
|
bl GF_AssertFail
|
|
_0225F32C:
|
|
ldr r0, _0225F36C ; =0x00007FFF
|
|
add r1, r5, #0x800
|
|
cmp r1, r0
|
|
ble _0225F340
|
|
bl GF_AssertFail
|
|
_0225F340:
|
|
mov r0, #0x8000
|
|
add r1, r5, #0x800
|
|
rsb r0, r0, #0
|
|
cmp r1, r0
|
|
bge _0225F358
|
|
bl GF_AssertFail
|
|
_0225F358:
|
|
sub r0, r4, #0x800
|
|
strh r0, [r7]
|
|
add r0, r5, #0x800
|
|
strh r0, [r6]
|
|
ldmia sp!, {r3, r4, r5, r6, r7, pc}
|
|
.balign 4, 0
|
|
_0225F36C: .word 0x00007FFF
|
|
arm_func_end ov93_0225F268
|
|
|
|
arm_func_start ov93_0225F370
|
|
ov93_0225F370: ; 0x0225F370
|
|
stmdb sp!, {r3, r4, r5, lr}
|
|
mov r4, r0
|
|
ldr r1, [r4, #0x238]
|
|
cmp r1, #1
|
|
ldrne r1, [r4, #0x218]
|
|
cmpne r1, #0
|
|
moveq r0, #0
|
|
ldmeqia sp!, {r3, r4, r5, pc}
|
|
ldr r2, [r4, #0x270]
|
|
ldr r3, _0225F43C ; =ov93_02262C07
|
|
ldr r1, _0225F440 ; =ov93_02262C05
|
|
ldrb lr, [r3, r2, lsl #2]
|
|
ldr r5, [r4, #0x230]
|
|
ldrb r3, [r1, r2, lsl #2]
|
|
ldr ip, [r4, #0x20c]
|
|
add r1, lr, r5, asr #12
|
|
cmp ip, r3
|
|
blt _0225F3E4
|
|
ldr r3, _0225F444 ; =ov93_02262C06
|
|
ldrb r3, [r3, r2, lsl #2]
|
|
cmp ip, r3
|
|
bgt _0225F3E4
|
|
ldr ip, [r4, #0x210]
|
|
cmp ip, r1
|
|
blt _0225F3E4
|
|
ldr r3, _0225F448 ; =ov93_02262C08
|
|
ldrb r2, [r3, r2, lsl #2]
|
|
cmp ip, r2
|
|
ble _0225F3EC
|
|
_0225F3E4:
|
|
mov r0, #0
|
|
ldmia sp!, {r3, r4, r5, pc}
|
|
_0225F3EC:
|
|
mov r2, #1
|
|
str r2, [r4, #0x238]
|
|
ldr r2, [r4, #0x20c]
|
|
str r2, [r4, #0x224]
|
|
ldr r2, [r4, #0x210]
|
|
str r2, [r4, #0x228]
|
|
ldr r2, [r4, #0x210]
|
|
sub r1, r2, r1
|
|
str r1, [r4, #0x22c]
|
|
ldr r2, [r4, #0x20]
|
|
ldr r1, [r4, #0x10]
|
|
sub r1, r1, r2
|
|
add r1, r1, r1, lsr #31
|
|
add r1, r2, r1, asr #1
|
|
rsb r1, r1, #0
|
|
str r1, [r4, #0x230]
|
|
bl ov93_0225F9AC
|
|
str r0, [r4, #0x240]
|
|
mov r0, #1
|
|
ldmia sp!, {r3, r4, r5, pc}
|
|
.balign 4, 0
|
|
_0225F43C: .word ov93_02262C07
|
|
_0225F440: .word ov93_02262C05
|
|
_0225F444: .word ov93_02262C06
|
|
_0225F448: .word ov93_02262C08
|
|
arm_func_end ov93_0225F370
|
|
|
|
arm_func_start ov93_0225F44C
|
|
ov93_0225F44C: ; 0x0225F44C
|
|
stmdb sp!, {r3, r4, r5, lr}
|
|
mov r5, r0
|
|
ldr r0, [r5, #0x238]
|
|
mov r4, #0
|
|
cmp r0, #1
|
|
bne _0225F4E8
|
|
ldr r2, [r5, #0x23c]
|
|
ldr r1, [r5, #0x210]
|
|
cmp r1, r2
|
|
movlt r0, r4
|
|
strltb r4, [r5, #0x274]
|
|
ldmltia sp!, {r3, r4, r5, pc}
|
|
streqb r4, [r5, #0x274]
|
|
moveq r0, #1
|
|
ldmeqia sp!, {r3, r4, r5, pc}
|
|
sub r0, r4, #1
|
|
cmp r2, r0
|
|
beq _0225F4BC
|
|
cmp r1, r2
|
|
ble _0225F4BC
|
|
ldr r0, _0225F540 ; =0x0000058F
|
|
bl IsSEPlaying
|
|
cmp r0, #0
|
|
bne _0225F4BC
|
|
ldr r0, _0225F540 ; =0x0000058F
|
|
bl PlaySE
|
|
mov r0, #1
|
|
strb r0, [r5, #0x274]
|
|
_0225F4BC:
|
|
ldr r1, [r5, #0x270]
|
|
ldr r0, _0225F544 ; =ov93_02262C07
|
|
ldr ip, [r5, #0x210]
|
|
ldr r3, [r5, #0x22c]
|
|
ldr r2, [r5, #0x230]
|
|
ldrb r0, [r0, r1, lsl #2]
|
|
sub r1, ip, r3
|
|
str ip, [r5, #0x23c]
|
|
add r0, r2, r0, lsl #12
|
|
rsb r2, r0, r1, lsl #12
|
|
b _0225F4F4
|
|
_0225F4E8:
|
|
ldr r0, [r5, #0x248]
|
|
mov r4, #1
|
|
rsb r2, r0, #0
|
|
_0225F4F4:
|
|
mov r0, r5
|
|
mov r1, r4
|
|
bl ov93_0225F548
|
|
cmp r0, #0
|
|
beq _0225F51C
|
|
cmp r0, #1
|
|
cmpne r0, #2
|
|
bne _0225F51C
|
|
mov r0, r5
|
|
bl ov93_0225EB38
|
|
_0225F51C:
|
|
ldr r2, [r5, #0x20]
|
|
ldr r1, [r5, #0x10]
|
|
mov r0, #1
|
|
sub r1, r1, r2
|
|
add r1, r1, r1, lsr #31
|
|
add r1, r2, r1, asr #1
|
|
rsb r1, r1, #0
|
|
str r1, [r5, #0x230]
|
|
ldmia sp!, {r3, r4, r5, pc}
|
|
.balign 4, 0
|
|
_0225F540: .word 0x0000058F
|
|
_0225F544: .word ov93_02262C07
|
|
arm_func_end ov93_0225F44C
|
|
|
|
arm_func_start ov93_0225F548
|
|
ov93_0225F548: ; 0x0225F548
|
|
stmdb sp!, {r4, r5, r6, r7, r8, sb, sl, fp, lr}
|
|
sub sp, sp, #0x14
|
|
mov r4, r0
|
|
ldr r5, [r4, #0x10]
|
|
ldr r3, [r4, #0x20]
|
|
rsb r6, r5, #0
|
|
rsb r7, r3, #0
|
|
sub r3, r6, r7
|
|
add r3, r3, r3, lsr #31
|
|
mov r5, r2
|
|
mov r2, #0
|
|
mov sb, r1
|
|
add r8, r7, r3, asr #1
|
|
str r2, [sp, #8]
|
|
bl ov93_0225F8AC
|
|
cmp r0, #0
|
|
beq _0225F5A0
|
|
cmp r0, #1
|
|
beq _0225F5B4
|
|
cmp r0, #2
|
|
beq _0225F5E0
|
|
b _0225F608
|
|
_0225F5A0:
|
|
add r1, r6, r5
|
|
add r0, r7, r5
|
|
str r1, [sp, #0x10]
|
|
str r0, [sp, #0xc]
|
|
b _0225F608
|
|
_0225F5B4:
|
|
add r0, sp, #0x10
|
|
str r0, [sp]
|
|
add sl, sp, #0xc
|
|
mov r0, r4
|
|
mov r1, r5
|
|
mov r2, r6
|
|
mov r3, r7
|
|
str sl, [sp, #4]
|
|
bl ov93_0225F8E4
|
|
str r0, [sp, #8]
|
|
b _0225F608
|
|
_0225F5E0:
|
|
add r0, sp, #0xc
|
|
str r0, [sp]
|
|
add sl, sp, #0x10
|
|
mov r0, r4
|
|
mov r1, r5
|
|
mov r2, r7
|
|
mov r3, r6
|
|
str sl, [sp, #4]
|
|
bl ov93_0225F8E4
|
|
str r0, [sp, #8]
|
|
_0225F608:
|
|
ldr r1, [sp, #0xc]
|
|
ldr r2, [sp, #0x10]
|
|
sub r0, r2, r1
|
|
add r0, r0, r0, lsr #31
|
|
add r5, r1, r0, asr #1
|
|
cmp r8, r5
|
|
cmpeq r6, r2
|
|
cmpeq r7, r1
|
|
addeq sp, sp, #0x14
|
|
moveq r0, #0
|
|
ldmeqia sp!, {r4, r5, r6, r7, r8, sb, sl, fp, pc}
|
|
cmp r5, #0
|
|
movlt r5, #0
|
|
cmp r2, #0
|
|
movlt r0, #0
|
|
strlt r0, [sp, #0x10]
|
|
cmp r1, #0
|
|
movlt r0, #0
|
|
strlt r0, [sp, #0xc]
|
|
cmp r5, #0x64000
|
|
movgt r0, #1
|
|
strgt r0, [sp, #8]
|
|
ldr r0, [sp, #0x10]
|
|
movgt r5, #0x64000
|
|
cmp r0, #0x64000
|
|
ble _0225F680
|
|
mov r0, #0x64000
|
|
str r0, [sp, #0x10]
|
|
mov r0, #1
|
|
str r0, [sp, #8]
|
|
_0225F680:
|
|
ldr r0, [sp, #0xc]
|
|
cmp r0, #0x64000
|
|
ble _0225F69C
|
|
mov r0, #0x64000
|
|
str r0, [sp, #0xc]
|
|
mov r0, #1
|
|
str r0, [sp, #8]
|
|
_0225F69C:
|
|
mov r0, r4
|
|
mov r1, sb
|
|
bl ov93_0225F8AC
|
|
cmp r0, #0
|
|
beq _0225F6C0
|
|
cmp r0, #1
|
|
beq _0225F700
|
|
cmp r0, #2
|
|
beq _0225F6E0
|
|
_0225F6C0:
|
|
ldr r0, [sp, #0xc]
|
|
mov r1, #0x40000
|
|
sub r0, r0, r5
|
|
bl FX_Atan2Idx
|
|
add r1, r0, #0x8000
|
|
mov r1, r1, lsl #0x10
|
|
mov fp, r1, lsr #0x10
|
|
b _0225F724
|
|
_0225F6E0:
|
|
ldr r0, [sp, #0xc]
|
|
mov r1, #0x40000
|
|
sub r0, r0, r5
|
|
bl FX_Atan2Idx
|
|
add r1, r0, #0x8000
|
|
mov r1, r1, lsl #0x10
|
|
mov fp, r1, lsr #0x10
|
|
b _0225F724
|
|
_0225F700:
|
|
ldr r0, [sp, #0x10]
|
|
mov r1, #0x40000
|
|
sub r0, r0, r5
|
|
rsb r1, r1, #0
|
|
bl FX_Atan2Idx
|
|
mov fp, r0
|
|
add r0, fp, #0x8000
|
|
mov r0, r0, lsl #0x10
|
|
mov r0, r0, lsr #0x10
|
|
_0225F724:
|
|
mov r1, fp, asr #4
|
|
mov r7, r1, lsl #1
|
|
add r2, r7, #1
|
|
ldr r1, _0225F8A4 ; =FX_SinCosTable_
|
|
mov r2, r2, lsl #1
|
|
ldrsh r3, [r1, r2]
|
|
mov r2, r0, asr #4
|
|
mov r6, r2, lsl #1
|
|
mov r2, r3, lsl #6
|
|
add r2, r2, #0x40000
|
|
str r2, [r4, #0xc]
|
|
mov r2, r7, lsl #1
|
|
ldrsh r7, [r1, r2]
|
|
add r2, r6, #1
|
|
mov r2, r2, lsl #1
|
|
add r7, r5, r7, lsl #6
|
|
rsb r7, r7, #0
|
|
str r7, [r4, #0x10]
|
|
ldrsh r7, [r1, r2]
|
|
ldr r2, _0225F8A8 ; =0x92492493
|
|
rsb r3, r5, #0x70000
|
|
mov r7, r7, lsl #6
|
|
add r7, r7, #0x40000
|
|
mov r6, r6, lsl #1
|
|
str r7, [r4, #0x1c]
|
|
ldrsh r6, [r1, r6]
|
|
smull r1, lr, r2, r3
|
|
add r1, r5, r6, lsl #6
|
|
rsb r6, r1, #0
|
|
add lr, r3, lr
|
|
mov r1, r3, lsr #0x1f
|
|
str r6, [r4, #0x20]
|
|
cmp r0, #0x8000
|
|
add lr, r1, lr, asr #2
|
|
smullls r1, r6, r2, r0
|
|
addls r6, r0, r6
|
|
movls r1, r0, lsr #0x1f
|
|
bls _0225F7D0
|
|
rsb r1, r0, #0x10000
|
|
rsb r3, r1, #0
|
|
smull r1, r6, r2, r3
|
|
add r6, r3, r6
|
|
mov r1, r3, lsr #0x1f
|
|
_0225F7D0:
|
|
add r6, r1, r6, asr #2
|
|
ldr r3, _0225F8A4 ; =FX_SinCosTable_
|
|
mov r7, r6
|
|
mov r8, lr
|
|
mov ip, #1
|
|
_0225F7E4:
|
|
sub r1, fp, r7
|
|
mov r1, r1, asr #4
|
|
mov r1, r1, lsl #1
|
|
add r2, r3, r1, lsl #1
|
|
ldrsh sb, [r2, #2]
|
|
sub r2, r0, r7
|
|
mov r1, r1, lsl #1
|
|
mov sb, sb, lsl #6
|
|
add sl, sb, #0x40000
|
|
mov r2, r2, asr #4
|
|
mov sb, r2, lsl #1
|
|
add r2, r4, ip, lsl #5
|
|
str sl, [r2, #0xc]
|
|
ldrsh r1, [r3, r1]
|
|
mov sl, sb, lsl #1
|
|
add sb, r3, sb, lsl #1
|
|
add r1, r5, r1, lsl #6
|
|
add r1, r8, r1
|
|
rsb r1, r1, #0
|
|
str r1, [r2, #0x10]
|
|
ldrsh r1, [sb, #2]
|
|
add r7, r7, r6
|
|
add ip, ip, #1
|
|
mov r1, r1, lsl #6
|
|
add r1, r1, #0x40000
|
|
str r1, [r2, #0x1c]
|
|
ldrsh r1, [r3, sl]
|
|
cmp ip, #7
|
|
add r1, r5, r1, lsl #6
|
|
add r1, r8, r1
|
|
rsb r1, r1, #0
|
|
str r1, [r2, #0x20]
|
|
ldr r1, [r2, #0xc]
|
|
add r8, r8, lr
|
|
str r1, [r2, #-0xc]
|
|
ldr r1, [r2, #0x10]
|
|
str r1, [r2, #-8]
|
|
ldr r1, [r2, #0x1c]
|
|
str r1, [r2, #4]
|
|
ldr r1, [r2, #0x20]
|
|
str r1, [r2, #8]
|
|
blt _0225F7E4
|
|
ldr r0, [sp, #8]
|
|
cmp r0, #1
|
|
moveq r0, #2
|
|
movne r0, #0
|
|
add sp, sp, #0x14
|
|
ldmia sp!, {r4, r5, r6, r7, r8, sb, sl, fp, pc}
|
|
.balign 4, 0
|
|
_0225F8A4: .word FX_SinCosTable_
|
|
_0225F8A8: .word 0x92492493
|
|
arm_func_end ov93_0225F548
|
|
|
|
arm_func_start ov93_0225F8AC
|
|
ov93_0225F8AC: ; 0x0225F8AC
|
|
cmp r1, #1
|
|
moveq r0, #0
|
|
bxeq lr
|
|
ldr r2, [r0, #0x21c]
|
|
ldr r1, [r0, #0x224]
|
|
sub r0, r2, #0x10
|
|
cmp r1, r0
|
|
movlt r0, #1
|
|
bxlt lr
|
|
add r0, r2, #0x10
|
|
cmp r1, r0
|
|
movgt r0, #2
|
|
movle r0, #0
|
|
bx lr
|
|
arm_func_end ov93_0225F8AC
|
|
|
|
arm_func_start ov93_0225F8E4
|
|
ov93_0225F8E4: ; 0x0225F8E4
|
|
stmdb sp!, {r4, lr}
|
|
ldr lr, [sp, #8]
|
|
add r4, r2, r1
|
|
mov r0, #0
|
|
cmp r4, #0x64000
|
|
subgt r0, r4, #0x64000
|
|
subgt r1, r1, r0
|
|
movgt r0, #1
|
|
ldr ip, [sp, #0xc]
|
|
str r2, [lr]
|
|
str r3, [ip]
|
|
add r4, r2, r1
|
|
str r4, [lr]
|
|
cmp r3, r2
|
|
strgt r3, [ip]
|
|
ldmgtia sp!, {r4, pc}
|
|
mov r2, #0x19
|
|
mul r2, r1, r2
|
|
ldr lr, _0225F948 ; =0x51EB851F
|
|
mov r1, r2, lsr #0x1f
|
|
smull r2, r4, lr, r2
|
|
add r4, r1, r4, asr #5
|
|
sub r1, r3, r4
|
|
str r1, [ip]
|
|
ldmia sp!, {r4, pc}
|
|
.balign 4, 0
|
|
_0225F948: .word 0x51EB851F
|
|
arm_func_end ov93_0225F8E4
|
|
|
|
arm_func_start ov93_0225F94C
|
|
ov93_0225F94C: ; 0x0225F94C
|
|
stmdb sp!, {r3, r4, r5, lr}
|
|
ldr r5, [r0, #0x20]
|
|
ldr r1, [r0, #0x10]
|
|
ldr r4, [r0, #0x1c]
|
|
sub r1, r1, r5
|
|
add r1, r1, r1, lsr #31
|
|
ldr lr, [r0, #0xc]
|
|
ldr ip, [r0, #0xe4]
|
|
ldr r3, [r0, #0xd4]
|
|
ldr r2, [r0, #0xd8]
|
|
add r0, r5, r1, asr #1
|
|
sub r0, r2, r0
|
|
sub r2, r4, lr
|
|
sub r1, ip, r3
|
|
add r1, r2, r1
|
|
rsb r0, r0, #0
|
|
smull r2, r0, r1, r0
|
|
adds r1, r2, #0x800
|
|
adc r0, r0, #0
|
|
mov r1, r1, lsr #0xc
|
|
orr r1, r1, r0, lsl #20
|
|
add r0, r1, r1, lsr #31
|
|
mov r0, r0, asr #1
|
|
ldmia sp!, {r3, r4, r5, pc}
|
|
arm_func_end ov93_0225F94C
|
|
|
|
arm_func_start ov93_0225F9AC
|
|
ov93_0225F9AC: ; 0x0225F9AC
|
|
stmdb sp!, {r3, lr}
|
|
bl ov93_0225F94C
|
|
mov r2, #0x64
|
|
umull r3, r1, r0, r2
|
|
mov r0, r0, asr #0x1f
|
|
mla r1, r0, r2, r1
|
|
mov r0, r3
|
|
mov r3, #0
|
|
mov r2, #0x3200000
|
|
bl _ll_sdiv
|
|
ldmia sp!, {r3, pc}
|
|
arm_func_end ov93_0225F9AC
|
|
|
|
arm_func_start ov93_0225F9D8
|
|
ov93_0225F9D8: ; 0x0225F9D8
|
|
stmdb sp!, {r3, r4, r5, lr}
|
|
sub sp, sp, #0x18
|
|
mov r5, r0
|
|
mov r0, #0xc9
|
|
mov r1, #0x75
|
|
bl NARC_New
|
|
mov r4, r0
|
|
str r4, [sp]
|
|
mov r0, #0x3a
|
|
str r0, [sp, #4]
|
|
mov r0, #0
|
|
str r0, [sp, #8]
|
|
mov r1, #1
|
|
str r1, [sp, #0xc]
|
|
ldr r0, _0225FAB4 ; =0x00002715
|
|
str r1, [sp, #0x10]
|
|
str r0, [sp, #0x14]
|
|
ldr r0, [r5, #0x8c]
|
|
ldr r2, [r5, #0x24]
|
|
ldr r3, [r5, #0x28]
|
|
mov r1, #2
|
|
bl sub_0200D68C
|
|
mov r0, #0
|
|
str r0, [sp]
|
|
mov r1, #1
|
|
ldr r0, _0225FAB8 ; =0x00002713
|
|
str r1, [sp, #4]
|
|
str r0, [sp, #8]
|
|
ldr r0, [r5, #0x24]
|
|
ldr r1, [r5, #0x28]
|
|
mov r2, r4
|
|
mov r3, #0x37
|
|
bl sub_0200D504
|
|
mov r0, #0
|
|
str r0, [sp]
|
|
ldr r0, _0225FAB8 ; =0x00002713
|
|
mov r2, r4
|
|
str r0, [sp, #4]
|
|
ldr r0, [r5, #0x24]
|
|
ldr r1, [r5, #0x28]
|
|
mov r3, #0x39
|
|
bl sub_0200D6EC
|
|
mov r0, #0
|
|
str r0, [sp]
|
|
ldr r0, _0225FAB8 ; =0x00002713
|
|
mov r2, r4
|
|
str r0, [sp, #4]
|
|
ldr r0, [r5, #0x24]
|
|
ldr r1, [r5, #0x28]
|
|
mov r3, #0x38
|
|
bl sub_0200D71C
|
|
mov r0, r4
|
|
bl NARC_Delete
|
|
add sp, sp, #0x18
|
|
ldmia sp!, {r3, r4, r5, pc}
|
|
.balign 4, 0
|
|
_0225FAB4: .word 0x00002715
|
|
_0225FAB8: .word 0x00002713
|
|
arm_func_end ov93_0225F9D8
|
|
|
|
arm_func_start ov93_0225FABC
|
|
ov93_0225FABC: ; 0x0225FABC
|
|
stmdb sp!, {r4, lr}
|
|
mov r4, r0
|
|
ldr r0, [r4, #0x28]
|
|
ldr r1, _0225FAF8 ; =0x00002713
|
|
bl sub_0200D958
|
|
ldr r0, [r4, #0x28]
|
|
ldr r1, _0225FAF8 ; =0x00002713
|
|
bl sub_0200D978
|
|
ldr r0, [r4, #0x28]
|
|
ldr r1, _0225FAF8 ; =0x00002713
|
|
bl sub_0200D988
|
|
ldr r0, [r4, #0x28]
|
|
ldr r1, _0225FAFC ; =0x00002715
|
|
bl sub_0200D968
|
|
ldmia sp!, {r4, pc}
|
|
.balign 4, 0
|
|
_0225FAF8: .word 0x00002713
|
|
_0225FAFC: .word 0x00002715
|
|
arm_func_end ov93_0225FABC
|
|
|
|
arm_func_start ov93_0225FB00
|
|
ov93_0225FB00: ; 0x0225FB00
|
|
stmdb sp!, {r4, r5, lr}
|
|
sub sp, sp, #0x34
|
|
ldr lr, _0225FB68 ; =ov93_02262C38
|
|
mov r5, r0
|
|
ldmia lr!, {r0, r1, r2, r3}
|
|
add ip, sp, #0
|
|
mov r4, ip
|
|
stmia ip!, {r0, r1, r2, r3}
|
|
ldmia lr!, {r0, r1, r2, r3}
|
|
stmia ip!, {r0, r1, r2, r3}
|
|
ldmia lr!, {r0, r1, r2, r3}
|
|
stmia ip!, {r0, r1, r2, r3}
|
|
ldr r0, [lr]
|
|
mov r2, r4
|
|
str r0, [ip]
|
|
ldr r0, [r5, #0x24]
|
|
ldr r1, [r5, #0x28]
|
|
bl sub_0200D734
|
|
mov r4, r0
|
|
mov r1, #0
|
|
bl sub_0200DCE8
|
|
ldr r0, [r4]
|
|
bl sub_0200DC0C
|
|
mov r0, r4
|
|
add sp, sp, #0x34
|
|
ldmia sp!, {r4, r5, pc}
|
|
.balign 4, 0
|
|
_0225FB68: .word ov93_02262C38
|
|
arm_func_end ov93_0225FB00
|
|
|
|
arm_func_start ov93_0225FB6C
|
|
ov93_0225FB6C: ; 0x0225FB6C
|
|
stmdb sp!, {r4, r5, r6, lr}
|
|
mov r6, r0
|
|
ldr r2, [r6, #0x238]
|
|
mov r5, r1
|
|
cmp r2, #0
|
|
moveq r4, #0
|
|
beq _0225FB94
|
|
mov r1, #0
|
|
bl ov93_0225F8AC
|
|
add r4, r0, #1
|
|
_0225FB94:
|
|
ldr r1, [r6, #0x270]
|
|
ldr r0, _0225FBE0 ; =ov93_02262C07
|
|
ldr r3, [r6, #0x21c]
|
|
ldrb r0, [r0, r1, lsl #2]
|
|
ldr r2, [r6, #0x230]
|
|
mov r1, r3, lsl #0x10
|
|
add r0, r0, r2, asr #12
|
|
mov r2, r0, lsl #0x10
|
|
mov r0, r5
|
|
mov r1, r1, asr #0x10
|
|
mov r2, r2, asr #0x10
|
|
mov r3, #0x160000
|
|
bl sub_0200DDF4
|
|
mov r0, r5
|
|
mov r1, r4
|
|
bl sub_0200DC4C
|
|
ldr r0, [r5]
|
|
bl sub_0200DC0C
|
|
ldmia sp!, {r4, r5, r6, pc}
|
|
.balign 4, 0
|
|
_0225FBE0: .word ov93_02262C07
|
|
arm_func_end ov93_0225FB6C
|
|
|
|
arm_func_start ov93_0225FBE4
|
|
ov93_0225FBE4: ; 0x0225FBE4
|
|
ldr ip, _0225FBEC ; =sub_0200D9DC
|
|
bx ip
|
|
.balign 4, 0
|
|
_0225FBEC: .word sub_0200D9DC
|
|
arm_func_end ov93_0225FBE4
|
|
|
|
.rodata
|
|
|
|
_02262C04:
|
|
.byte 0x80
|
|
|
|
ov93_02262C05: ; 0x02262C05
|
|
.byte 0x40
|
|
|
|
ov93_02262C06: ; 0x02262C06
|
|
.byte 0xC0
|
|
|
|
ov93_02262C07: ; 0x02262C07
|
|
.byte 0x10
|
|
|
|
ov93_02262C08: ; 0x02262C08
|
|
.byte 0xA8, 0x28, 0xD8, 0x00, 0xA8, 0x54, 0xAC, 0x08
|
|
.byte 0xA8, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0x0F, 0x00, 0x00, 0xFF, 0x0F, 0x00, 0x00, 0xFF, 0x0F
|
|
.byte 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0xF0, 0x00, 0x00, 0x01, 0xF0, 0x00, 0x00
|
|
.byte 0x01, 0xF0, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|
|
|
|
ov93_02262C38: ; 0x02262C38
|
|
.byte 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|
|
.byte 0x0E, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x13, 0x27, 0x00, 0x00
|
|
.byte 0x15, 0x27, 0x00, 0x00, 0x13, 0x27, 0x00, 0x00, 0x13, 0x27, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF
|
|
.byte 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
|