mirror of
https://github.com/capstone-engine/capstone.git
synced 2024-11-27 07:20:33 +00:00
fix fuzz
This commit is contained in:
billow
parent
e3c2a06292
commit
18b6b9138d
@ -105,8 +105,13 @@ static struct {
|
||||
{ "sh4abe", CS_ARCH_SH, CS_MODE_BIG_ENDIAN | CS_MODE_SH4A | CS_MODE_SHFPU },
|
||||
{ "sh4al-dsp", CS_ARCH_SH, CS_MODE_LITTLE_ENDIAN | CS_MODE_SH4A | CS_MODE_SHDSP | CS_MODE_SHFPU },
|
||||
{ "sh4al-dspbe", CS_ARCH_SH, CS_MODE_BIG_ENDIAN | CS_MODE_SH4A | CS_MODE_SHDSP | CS_MODE_SHFPU },
|
||||
{ "tricore", CS_ARCH_TRICORE, CS_MODE_TRICORE_162 },
|
||||
|
||||
{ "tc110", CS_ARCH_TRICORE, CS_MODE_TRICORE_110 },
|
||||
{ "tc120", CS_ARCH_TRICORE, CS_MODE_TRICORE_120 },
|
||||
{ "tc130", CS_ARCH_TRICORE, CS_MODE_TRICORE_130 },
|
||||
{ "tc131", CS_ARCH_TRICORE, CS_MODE_TRICORE_131 },
|
||||
{ "tc160", CS_ARCH_TRICORE, CS_MODE_TRICORE_160 },
|
||||
{ "tc161", CS_ARCH_TRICORE, CS_MODE_TRICORE_161 },
|
||||
{ "tc162", CS_ARCH_TRICORE, CS_MODE_TRICORE_162 },
|
||||
{ NULL }
|
||||
};
|
||||
|
||||
@ -322,7 +327,13 @@ static void usage(char *prog)
|
||||
}
|
||||
|
||||
if (cs_support(CS_ARCH_TRICORE)) {
|
||||
printf(" tricore tricore\n");
|
||||
printf(" tc110 tricore V1.1\n");
|
||||
printf(" tc120 tricore V1.2\n");
|
||||
printf(" tc130 tricore V1.3\n");
|
||||
printf(" tc131 tricore V1.3.1\n");
|
||||
printf(" tc160 tricore V1.6\n");
|
||||
printf(" tc161 tricore V1.6.1\n");
|
||||
printf(" tc162 tricore V1.6.2\n");
|
||||
}
|
||||
|
||||
printf("\nExtra options:\n");
|
||||
|
||||
@ -32,42 +32,42 @@ struct platform platforms[] = {
|
||||
{
|
||||
// item 4
|
||||
CS_ARCH_ARM,
|
||||
(cs_mode)(CS_MODE_ARM + CS_MODE_V8),
|
||||
(cs_mode) (CS_MODE_ARM + CS_MODE_V8),
|
||||
"Arm-V8",
|
||||
"armv8"
|
||||
},
|
||||
{
|
||||
// item 5
|
||||
CS_ARCH_ARM,
|
||||
(cs_mode)(CS_MODE_THUMB+CS_MODE_V8),
|
||||
(cs_mode) (CS_MODE_THUMB + CS_MODE_V8),
|
||||
"THUMB+V8",
|
||||
"thumbv8"
|
||||
},
|
||||
{
|
||||
// item 6
|
||||
CS_ARCH_ARM,
|
||||
(cs_mode)(CS_MODE_THUMB + CS_MODE_MCLASS),
|
||||
(cs_mode) (CS_MODE_THUMB + CS_MODE_MCLASS),
|
||||
"Thumb-MClass",
|
||||
"cortexm"
|
||||
},
|
||||
{
|
||||
// item 7
|
||||
CS_ARCH_ARM64,
|
||||
(cs_mode)0,
|
||||
(cs_mode) 0,
|
||||
"ARM-64",
|
||||
"arm64"
|
||||
},
|
||||
{
|
||||
// item 8
|
||||
CS_ARCH_MIPS,
|
||||
(cs_mode)(CS_MODE_MIPS32 + CS_MODE_BIG_ENDIAN),
|
||||
(cs_mode) (CS_MODE_MIPS32 + CS_MODE_BIG_ENDIAN),
|
||||
"MIPS-32 (Big-endian)",
|
||||
"mipsbe"
|
||||
},
|
||||
{
|
||||
// item 9
|
||||
CS_ARCH_MIPS,
|
||||
(cs_mode)(CS_MODE_MIPS32 + CS_MODE_MICRO),
|
||||
(cs_mode) (CS_MODE_MIPS32 + CS_MODE_MICRO),
|
||||
"MIPS-32 (micro)",
|
||||
"mipsmicro"
|
||||
},
|
||||
@ -88,14 +88,14 @@ struct platform platforms[] = {
|
||||
{
|
||||
//item 12
|
||||
CS_ARCH_MIPS,
|
||||
(cs_mode)(CS_MODE_MIPS64 + CS_MODE_BIG_ENDIAN),
|
||||
(cs_mode) (CS_MODE_MIPS64 + CS_MODE_BIG_ENDIAN),
|
||||
"MIPS-64 (Big-endian)",
|
||||
"mips64be"
|
||||
},
|
||||
{
|
||||
//item 13
|
||||
CS_ARCH_MIPS,
|
||||
(cs_mode)(CS_MODE_MIPS32 + CS_MODE_MICRO + CS_MODE_BIG_ENDIAN),
|
||||
(cs_mode) (CS_MODE_MIPS32 + CS_MODE_MICRO + CS_MODE_BIG_ENDIAN),
|
||||
"MIPS-32 | Micro (Big-endian)",
|
||||
"mipsbemicro"
|
||||
},
|
||||
@ -116,35 +116,35 @@ struct platform platforms[] = {
|
||||
{
|
||||
//item 16
|
||||
CS_ARCH_SPARC,
|
||||
(cs_mode)(CS_MODE_BIG_ENDIAN + CS_MODE_V9),
|
||||
(cs_mode) (CS_MODE_BIG_ENDIAN + CS_MODE_V9),
|
||||
"SparcV9",
|
||||
"sparcv9"
|
||||
},
|
||||
{
|
||||
//item 17
|
||||
CS_ARCH_SYSZ,
|
||||
(cs_mode)0,
|
||||
(cs_mode) 0,
|
||||
"SystemZ",
|
||||
"systemz"
|
||||
},
|
||||
{
|
||||
//item 18
|
||||
CS_ARCH_XCORE,
|
||||
(cs_mode)0,
|
||||
(cs_mode) 0,
|
||||
"XCore",
|
||||
"xcore"
|
||||
},
|
||||
{
|
||||
//item 19
|
||||
CS_ARCH_MIPS,
|
||||
(cs_mode)(CS_MODE_MIPS32R6 + CS_MODE_BIG_ENDIAN),
|
||||
(cs_mode) (CS_MODE_MIPS32R6 + CS_MODE_BIG_ENDIAN),
|
||||
"MIPS-32R6 (Big-endian)",
|
||||
"mipsbe32r6"
|
||||
},
|
||||
{
|
||||
//item 20
|
||||
CS_ARCH_MIPS,
|
||||
(cs_mode)(CS_MODE_MIPS32R6 + CS_MODE_MICRO + CS_MODE_BIG_ENDIAN),
|
||||
(cs_mode) (CS_MODE_MIPS32R6 + CS_MODE_MICRO + CS_MODE_BIG_ENDIAN),
|
||||
"MIPS-32R6 (Micro+Big-endian)",
|
||||
"mipsbe32r6micro"
|
||||
},
|
||||
@ -158,35 +158,35 @@ struct platform platforms[] = {
|
||||
{
|
||||
//item 22
|
||||
CS_ARCH_MIPS,
|
||||
(cs_mode)(CS_MODE_MIPS32R6 + CS_MODE_MICRO),
|
||||
(cs_mode) (CS_MODE_MIPS32R6 + CS_MODE_MICRO),
|
||||
"MIPS-32R6 (Micro+Little-endian)",
|
||||
"mips32r6micro"
|
||||
},
|
||||
{
|
||||
//item 23
|
||||
CS_ARCH_M68K,
|
||||
(cs_mode)0,
|
||||
(cs_mode) 0,
|
||||
"M68K",
|
||||
"m68k"
|
||||
},
|
||||
{
|
||||
//item 24
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6809,
|
||||
(cs_mode) CS_MODE_M680X_6809,
|
||||
"M680X_M6809",
|
||||
"m6809"
|
||||
},
|
||||
{
|
||||
//item 25
|
||||
CS_ARCH_EVM,
|
||||
(cs_mode)0,
|
||||
(cs_mode) 0,
|
||||
"EVM",
|
||||
"evm"
|
||||
},
|
||||
{
|
||||
//item 26
|
||||
CS_ARCH_MOS65XX,
|
||||
(cs_mode)0,
|
||||
(cs_mode) 0,
|
||||
"MOS65XX",
|
||||
"mos65xx"
|
||||
},
|
||||
@ -200,7 +200,7 @@ struct platform platforms[] = {
|
||||
{
|
||||
//item 28
|
||||
CS_ARCH_WASM,
|
||||
(cs_mode)0,
|
||||
(cs_mode) 0,
|
||||
"WASM",
|
||||
"wasm"
|
||||
},
|
||||
@ -249,63 +249,63 @@ struct platform platforms[] = {
|
||||
{
|
||||
//item 35
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6800,
|
||||
(cs_mode) CS_MODE_M680X_6800,
|
||||
"M680X_M6800",
|
||||
"m6800"
|
||||
},
|
||||
{
|
||||
//item 36
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6801,
|
||||
(cs_mode) CS_MODE_M680X_6801,
|
||||
"M680X_M6801",
|
||||
"m6801"
|
||||
},
|
||||
{
|
||||
//item 37
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6805,
|
||||
(cs_mode) CS_MODE_M680X_6805,
|
||||
"M680X_M6805",
|
||||
"m6805"
|
||||
},
|
||||
{
|
||||
//item 38
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6808,
|
||||
(cs_mode) CS_MODE_M680X_6808,
|
||||
"M680X_M6808",
|
||||
"m6808"
|
||||
},
|
||||
{
|
||||
//item 39
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6811,
|
||||
(cs_mode) CS_MODE_M680X_6811,
|
||||
"M680X_M6811",
|
||||
"m6811"
|
||||
},
|
||||
{
|
||||
//item 40
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_CPU12,
|
||||
(cs_mode) CS_MODE_M680X_CPU12,
|
||||
"M680X_cpu12",
|
||||
"cpu12"
|
||||
},
|
||||
{
|
||||
//item 41
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6301,
|
||||
(cs_mode) CS_MODE_M680X_6301,
|
||||
"M680X_M6808",
|
||||
"hd6301"
|
||||
},
|
||||
{
|
||||
//item 42
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_6309,
|
||||
(cs_mode) CS_MODE_M680X_6309,
|
||||
"M680X_M6808",
|
||||
"hd6309"
|
||||
},
|
||||
{
|
||||
//item 43
|
||||
CS_ARCH_M680X,
|
||||
(cs_mode)CS_MODE_M680X_HCS08,
|
||||
(cs_mode) CS_MODE_M680X_HCS08,
|
||||
"M680X_M6808",
|
||||
"hcs08"
|
||||
},
|
||||
@ -330,6 +330,48 @@ struct platform platforms[] = {
|
||||
"ppc+qpx",
|
||||
"ppc64beqpx"
|
||||
},
|
||||
{
|
||||
CS_ARCH_TRICORE,
|
||||
CS_MODE_32 | CS_MODE_BIG_ENDIAN | CS_MODE_TRICORE_110,
|
||||
"TRICORE",
|
||||
"tc110"
|
||||
},
|
||||
{
|
||||
CS_ARCH_TRICORE,
|
||||
CS_MODE_32 | CS_MODE_BIG_ENDIAN | CS_MODE_TRICORE_120,
|
||||
"TRICORE",
|
||||
"tc120"
|
||||
},
|
||||
{
|
||||
CS_ARCH_TRICORE,
|
||||
CS_MODE_32 | CS_MODE_BIG_ENDIAN | CS_MODE_TRICORE_130,
|
||||
"TRICORE",
|
||||
"tc130"
|
||||
},
|
||||
{
|
||||
CS_ARCH_TRICORE,
|
||||
CS_MODE_32 | CS_MODE_BIG_ENDIAN | CS_MODE_TRICORE_131,
|
||||
"TRICORE",
|
||||
"tc131"
|
||||
},
|
||||
{
|
||||
CS_ARCH_TRICORE,
|
||||
CS_MODE_32 | CS_MODE_BIG_ENDIAN | CS_MODE_TRICORE_160,
|
||||
"TRICORE",
|
||||
"tc160"
|
||||
},
|
||||
{
|
||||
CS_ARCH_TRICORE,
|
||||
CS_MODE_32 | CS_MODE_BIG_ENDIAN | CS_MODE_TRICORE_161,
|
||||
"TRICORE",
|
||||
"tc161"
|
||||
},
|
||||
{
|
||||
CS_ARCH_TRICORE,
|
||||
CS_MODE_32 | CS_MODE_BIG_ENDIAN | CS_MODE_TRICORE_162,
|
||||
"TRICORE",
|
||||
"tc162"
|
||||
},
|
||||
|
||||
// dummy entry to mark the end of this array.
|
||||
// DO NOT DELETE THIS
|
||||
@ -342,24 +384,21 @@ struct platform platforms[] = {
|
||||
};
|
||||
|
||||
// get length of platforms[]
|
||||
unsigned int platform_len(void)
|
||||
{
|
||||
unsigned int platform_len(void) {
|
||||
unsigned int c;
|
||||
|
||||
for(c = 0; platforms[c].cstoolname; c++);
|
||||
for (c = 0; platforms[c].cstoolname; c++);
|
||||
|
||||
return c;
|
||||
}
|
||||
|
||||
// get platform entry encoded n (first byte for input data of OSS fuzz)
|
||||
unsigned int get_platform_entry(uint8_t n)
|
||||
{
|
||||
unsigned int get_platform_entry(uint8_t n) {
|
||||
return n % platform_len();
|
||||
}
|
||||
|
||||
// get cstoolname from encoded n (first byte for input data of OSS fuzz)
|
||||
const char *get_platform_cstoolname(uint8_t n)
|
||||
{
|
||||
const char *get_platform_cstoolname(uint8_t n) {
|
||||
return platforms[get_platform_entry(n)].cstoolname;
|
||||
}
|
||||
|
||||
|
||||
@ -104,13 +104,13 @@ def test_file(fname):
|
||||
("CS_ARCH_BPF", "CS_MODE_BIG_ENDIAN+CS_MODE_BPF_EXTENDED"): 32,
|
||||
("CS_ARCH_RISCV", "CS_MODE_RISCV32"): 44,
|
||||
("CS_ARCH_RISCV", "CS_MODE_RISCV64"): 45,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_110"): 46,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_120"): 46,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_130"): 46,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_131"): 46,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_160"): 46,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_161"): 46,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_162"): 46,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_110"): 47,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_120"): 48,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_130"): 49,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_131"): 50,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_160"): 51,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_161"): 52,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_162"): 53,
|
||||
}
|
||||
|
||||
#if not option in ('', 'None'):
|
||||
|
||||
163
suite/test_corpus3.py
Executable file
163
suite/test_corpus3.py
Executable file
@ -0,0 +1,163 @@
|
||||
#!/usr/bin/python
|
||||
# Test tool to compare Capstone output with llvm-mc. By Nguyen Anh Quynh, 2014
|
||||
import sys
|
||||
import os
|
||||
from capstone import *
|
||||
from pathlib import Path
|
||||
import codecs
|
||||
|
||||
|
||||
def test_file(fname):
|
||||
print("Test %s" % fname)
|
||||
fpath = Path(fname) if isinstance(fname, str) else fname
|
||||
if fpath.is_dir():
|
||||
if fpath.exists() is False:
|
||||
return
|
||||
for f in fpath.iterdir():
|
||||
test_file(f)
|
||||
return
|
||||
|
||||
with fpath.open() as f:
|
||||
lines = f.readlines()
|
||||
|
||||
if not lines[0].startswith('# '):
|
||||
print("ERROR: decoding information is missing")
|
||||
return
|
||||
|
||||
# skip '# ' at the front, then split line to get out hexcode
|
||||
# Note: option can be '', or 'None'
|
||||
# print lines[0]
|
||||
# print lines[0][2:].split(', ')
|
||||
(arch, mode, option) = lines[0][2:].split(', ')
|
||||
mode = mode.replace(' ', '')
|
||||
option = option.strip()
|
||||
|
||||
archs = {
|
||||
"CS_ARCH_ARM": CS_ARCH_ARM,
|
||||
"CS_ARCH_ARM64": CS_ARCH_ARM64,
|
||||
"CS_ARCH_MIPS": CS_ARCH_MIPS,
|
||||
"CS_ARCH_PPC": CS_ARCH_PPC,
|
||||
"CS_ARCH_SPARC": CS_ARCH_SPARC,
|
||||
"CS_ARCH_SYSZ": CS_ARCH_SYSZ,
|
||||
"CS_ARCH_X86": CS_ARCH_X86,
|
||||
"CS_ARCH_XCORE": CS_ARCH_XCORE,
|
||||
"CS_ARCH_RISCV": CS_ARCH_RISCV,
|
||||
"CS_ARCH_TRICORE": CS_ARCH_TRICORE,
|
||||
}
|
||||
|
||||
modes = {
|
||||
"CS_MODE_16": CS_MODE_16,
|
||||
"CS_MODE_32": CS_MODE_32,
|
||||
"CS_MODE_64": CS_MODE_64,
|
||||
"CS_MODE_MIPS32": CS_MODE_MIPS32,
|
||||
"CS_MODE_MIPS64": CS_MODE_MIPS64,
|
||||
"0": CS_MODE_ARM,
|
||||
"CS_MODE_ARM": CS_MODE_ARM,
|
||||
"CS_MODE_THUMB": CS_MODE_THUMB,
|
||||
"CS_MODE_ARM+CS_MODE_V8": CS_MODE_ARM + CS_MODE_V8,
|
||||
"CS_MODE_THUMB+CS_MODE_V8": CS_MODE_THUMB + CS_MODE_V8,
|
||||
"CS_MODE_THUMB+CS_MODE_MCLASS": CS_MODE_THUMB + CS_MODE_MCLASS,
|
||||
"CS_MODE_LITTLE_ENDIAN": CS_MODE_LITTLE_ENDIAN,
|
||||
"CS_MODE_BIG_ENDIAN": CS_MODE_BIG_ENDIAN,
|
||||
"CS_MODE_64+CS_MODE_LITTLE_ENDIAN": CS_MODE_64 + CS_MODE_LITTLE_ENDIAN,
|
||||
"CS_MODE_64+CS_MODE_BIG_ENDIAN": CS_MODE_64 + CS_MODE_BIG_ENDIAN,
|
||||
"CS_MODE_MIPS32+CS_MODE_MICRO": CS_MODE_MIPS32 + CS_MODE_MICRO,
|
||||
"CS_MODE_MIPS32+CS_MODE_MICRO+CS_MODE_BIG_ENDIAN": CS_MODE_MIPS32 + CS_MODE_MICRO + CS_MODE_BIG_ENDIAN,
|
||||
"CS_MODE_MIPS32+CS_MODE_BIG_ENDIAN+CS_MODE_MICRO": CS_MODE_MIPS32 + CS_MODE_MICRO + CS_MODE_BIG_ENDIAN,
|
||||
"CS_MODE_BIG_ENDIAN+CS_MODE_V9": CS_MODE_BIG_ENDIAN + CS_MODE_V9,
|
||||
"CS_MODE_MIPS32+CS_MODE_BIG_ENDIAN": CS_MODE_MIPS32 + CS_MODE_BIG_ENDIAN,
|
||||
"CS_MODE_MIPS32+CS_MODE_LITTLE_ENDIAN": CS_MODE_MIPS32 + CS_MODE_LITTLE_ENDIAN,
|
||||
"CS_MODE_MIPS64+CS_MODE_LITTLE_ENDIAN": CS_MODE_MIPS64 + CS_MODE_LITTLE_ENDIAN,
|
||||
"CS_MODE_MIPS64+CS_MODE_BIG_ENDIAN": CS_MODE_MIPS64 + CS_MODE_BIG_ENDIAN,
|
||||
"CS_MODE_RISCV32": CS_MODE_RISCV32,
|
||||
"CS_MODE_RISCV64": CS_MODE_RISCV64,
|
||||
"CS_MODE_TRICORE_110": CS_MODE_TRICORE_110,
|
||||
"CS_MODE_TRICORE_120": CS_MODE_TRICORE_120,
|
||||
"CS_MODE_TRICORE_130": CS_MODE_TRICORE_130,
|
||||
"CS_MODE_TRICORE_131": CS_MODE_TRICORE_131,
|
||||
"CS_MODE_TRICORE_160": CS_MODE_TRICORE_160,
|
||||
"CS_MODE_TRICORE_161": CS_MODE_TRICORE_161,
|
||||
"CS_MODE_TRICORE_162": CS_MODE_TRICORE_162,
|
||||
}
|
||||
|
||||
mc_modes = {
|
||||
("CS_ARCH_X86", "CS_MODE_32"): 0,
|
||||
("CS_ARCH_X86", "CS_MODE_64"): 1,
|
||||
("CS_ARCH_ARM", "CS_MODE_ARM"): 2,
|
||||
("CS_ARCH_ARM", "CS_MODE_THUMB"): 3,
|
||||
("CS_ARCH_ARM", "CS_MODE_ARM+CS_MODE_V8"): 4,
|
||||
("CS_ARCH_ARM", "CS_MODE_THUMB+CS_MODE_V8"): 5,
|
||||
("CS_ARCH_ARM", "CS_MODE_THUMB+CS_MODE_MCLASS"): 6,
|
||||
("CS_ARCH_ARM64", "0"): 7,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32+CS_MODE_BIG_ENDIAN"): 8,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32+CS_MODE_MICRO"): 9,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS64"): 10,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32"): 11,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS64+CS_MODE_BIG_ENDIAN"): 12,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32+CS_MODE_MICRO+CS_MODE_BIG_ENDIAN"): 13,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32+CS_MODE_BIG_ENDIAN+CS_MODE_MICRO"): 13,
|
||||
("CS_ARCH_PPC", "CS_MODE_BIG_ENDIAN"): 14,
|
||||
("CS_ARCH_SPARC", "CS_MODE_BIG_ENDIAN"): 15,
|
||||
("CS_ARCH_SPARC", "CS_MODE_BIG_ENDIAN+CS_MODE_V9"): 16,
|
||||
("CS_ARCH_SYSZ", "0"): 17,
|
||||
("CS_ARCH_XCORE", "0"): 18,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32R6+CS_MODE_BIG_ENDIAN"): 19,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32R6+CS_MODE_MICRO+CS_MODE_BIG_ENDIAN"): 20,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32R6"): 21,
|
||||
("CS_ARCH_MIPS", "CS_MODE_MIPS32R6+CS_MODE_MICRO"): 22,
|
||||
("CS_ARCH_M68K", "0"): 23,
|
||||
("CS_ARCH_M680X", "CS_MODE_M680X_6809"): 24,
|
||||
("CS_ARCH_EVM", "0"): 25,
|
||||
("CS_ARCH_BPF", "CS_MODE_LITTLE_ENDIAN+CS_MODE_BPF_CLASSIC"): 29,
|
||||
("CS_ARCH_BPF", "CS_MODE_LITTLE_ENDIAN+CS_MODE_BPF_EXTENDED"): 30,
|
||||
("CS_ARCH_BPF", "CS_MODE_BIG_ENDIAN+CS_MODE_BPF_CLASSIC"): 31,
|
||||
("CS_ARCH_BPF", "CS_MODE_BIG_ENDIAN+CS_MODE_BPF_EXTENDED"): 32,
|
||||
("CS_ARCH_RISCV", "CS_MODE_RISCV32"): 44,
|
||||
("CS_ARCH_RISCV", "CS_MODE_RISCV64"): 45,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_110"): 47,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_120"): 48,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_130"): 49,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_131"): 50,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_160"): 51,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_161"): 52,
|
||||
("CS_ARCH_TRICORE", "CS_MODE_TRICORE_162"): 53,
|
||||
}
|
||||
|
||||
# if not option in ('', 'None'):
|
||||
# print archs[arch], modes[mode], options[option]
|
||||
|
||||
for line in lines[1:]:
|
||||
# ignore all the input lines having # in front.
|
||||
if line.startswith('#'):
|
||||
continue
|
||||
if line.startswith('// '):
|
||||
line = line[3:]
|
||||
# print("Check %s" %line)
|
||||
code = line.split(' = ')[0]
|
||||
if len(code) < 2:
|
||||
continue
|
||||
if code.find('//') >= 0:
|
||||
continue
|
||||
hex_code = code.replace('0x', '').replace(',', '').replace(' ', '').strip()
|
||||
try:
|
||||
hex_data = bytes.fromhex(hex_code)
|
||||
fpath = Path("fuzz/corpus/%s_%s" % (os.path.basename(fname), hex_code))
|
||||
if fpath.parent.exists() is False:
|
||||
fpath.parent.mkdir(parents=True)
|
||||
with fpath.open('wb') as fout:
|
||||
if (arch, mode) not in mc_modes:
|
||||
print("fail", arch, mode)
|
||||
fout.write(mc_modes[(arch, mode)].to_bytes(1, 'little'))
|
||||
fout.write(hex_data)
|
||||
except Exception as e:
|
||||
print(f"skipping: {hex_code} with: {e}")
|
||||
|
||||
|
||||
if __name__ == '__main__':
|
||||
if len(sys.argv) == 1:
|
||||
fnames = sys.stdin.readlines()
|
||||
for fname in fnames:
|
||||
test_file(fname.strip())
|
||||
else:
|
||||
# print("Usage: ./test_mc.py <input-file.s.cs>")
|
||||
test_file(sys.argv[1])
|
||||
Loading…
Reference in New Issue
Block a user