From 7dbeb5c58fde8c22d728f0c3ef3e4175416f553e Mon Sep 17 00:00:00 2001
From: billow <billow.fun@gmail.com>
Date: Sun, 2 Apr 2023 18:43:58 +0800
Subject: [PATCH] refactor: Add support for new TriCore instructions and
 constraints.

- Add support for V110 and V120 in various LD instructions
- Define new multiclass for code reuse
- Restructure LD_A_v120 in favor of LD_A with Requires constraint
- Add new defs for LT_U with suffixes for V110 support
---
 arch/TriCore/TriCoreInstrInfo.td | 54 +++++++++++++++++---------------
 1 file changed, 29 insertions(+), 25 deletions(-)

diff --git a/arch/TriCore/TriCoreInstrInfo.td b/arch/TriCore/TriCoreInstrInfo.td
index be2890ef9..ae3a38aea 100644
--- a/arch/TriCore/TriCoreInstrInfo.td
+++ b/arch/TriCore/TriCoreInstrInfo.td
@@ -1256,52 +1256,54 @@ multiclass mIABS_BO<bits<8> abs1, bits<2> abs2,   ///_abs
                     string asmstr, RegisterClass rc>{
   def _abs     : IABS_RO<abs1, abs2, asmstr, rc>;
   def _bo_bso  : IBO_RAbso<prefix1, bso2, asmstr, rc>;
-  def _bo_pos : IBO_RApos<prefix1, pos_r, asmstr, rc>;
+  def _bo_pos  : IBO_RApos<prefix1, pos_r, asmstr, rc>;
   def _bo_pre  : IBO_RApre<prefix1, pre_c, asmstr, rc>;
   def _bo_r    : IBO_RPr<prefix2, pos_r, asmstr, rc>;
   def _bo_c    : IBO_RPc<prefix2, pre_c, asmstr, rc>;
 }
 
 multiclass mISLR_SLRO_SRO<bits<8> slr, bits<8> slrp, bits<8> slro, bits<8> sro,
-                    string asmstr, RegisterClass c>{
-  def _slr : ISLR<slr, asmstr, c>;
-  def _slr_post : ISLR_pos<slrp, asmstr, c>;
-  def _slro : ISLRO<slro, asmstr, c>;
-  if !eq(c,RD) then {
-    def _sro  : ISRO_D15RO<sro, asmstr, RA>;
-  } else if !eq(c,RA) then {
-    def _sro  : ISRO_A15RO<sro, asmstr, RA>;
-  }
+                    string asmstr, RegisterClass RC, string posfix="">{
+  def _slr # posfix: ISLR<slr, asmstr, RC>;
+  def _slr_post # posfix: ISLR_pos<slrp, asmstr, RC>;
+  def _slro # posfix: ISLRO<slro, asmstr, RC>;
+  if !eq(RC, RD) then def _sro # posfix: ISRO_D15RO<sro, asmstr, RA>;
+  if !eq(RC, RA) then def _sro # posfix: ISRO_A15RO<sro, asmstr, RA>;
 }
 
-defm LD_A  : mIABS_BO<0x85, 0x02, 0x09, 0x29, 0x26, 0x06, 0x16, "ld.a", RA>
-           , mISLR_SLRO_SRO<0xD4, 0xC4, 0xC8, 0xCC, "ld.a", RA>;
+defm LD_A: mIABS_BO<0x85, 0x02, 0x09, 0x29, 0x26, 0x06, 0x16, "ld.a", RA>;
+defm LD_A: mISLR_SLRO_SRO<0xB8, 0x64, 0x0C, 0x28, "ld.a", RA, "_v110">, NsRequires<[HasV110]>;
+defm LD_A: mISLR_SLRO_SRO<0xD4, 0xC4, 0xC8, 0xCC, "ld.a", RA>, Requires<[HasV120]>;
 def LD_A_bol : IBOL_RAaO<0x99, "ld.a", RA>;
-def LD_A_sc  : ISC_A15A10C<0xD8, "ld.a">;
+def LD_A_sc  : ISC_A15A10C<0xD8, "ld.a">, Requires<[HasV120]>;
 
-defm LD_B  : mIABS_BO<0x05, 0x00, 0x09, 0x29, 0x20, 0x00, 0x10,"ld.b", RD>;
-def LD_B_bol : IBOL_RAaO<0x79, "ld.b", RD>;
+defm LD_B: mISLR_SLRO_SRO<0x98, 0x44, 0x34, 0x08, "ld.b", RD, "_v110">, NsRequires<[HasV110]>;
+defm LD_B: mIABS_BO<0x05, 0x00, 0x09, 0x29, 0x20, 0x00, 0x10,"ld.b", RD>;
+def LD_B_bol : IBOL_RAaO<0x79, "ld.b", RD>, Requires<[HasV160]>;
 
-defm LD_BU  : mIABS_BO<0x05, 0x01, 0x09, 0x29, 0x21, 0x01, 0x11, "ld.bu", RD>
-            , mISLR_SLRO_SRO<0x14, 0x04, 0x08, 0x0C, "ld.bu", RD>;
-def LD_BU_bol : IBOL_RAaO<0x39, "ld.bu", RD>;
+defm LD_BU: mIABS_BO<0x05, 0x01, 0x09, 0x29, 0x21, 0x01, 0x11, "ld.bu", RD>;
+defm LD_BU: mISLR_SLRO_SRO<0x58, 0xC4, 0xB4, 0x88, "ld.bu", RD, "_v110">, NsRequires<[HasV110]>;
+defm LD_BU: mISLR_SLRO_SRO<0x14, 0x04, 0x08, 0x0C, "ld.bu", RD>, Requires<[HasV120]>;
+def LD_BU_bol : IBOL_RAaO<0x39, "ld.bu", RD>, Requires<[HasV160]>;
 
 defm LD_D  : mIABS_BO<0x85, 0x01, 0x09, 0x29, 0x25, 0x05, 0x15, "ld.d", RE>;
 defm LD_DA : mIABS_BO<0x85, 0x03, 0x09, 0x29, 0x27, 0x07, 0x17, "ld.da", RP>;
 
-defm LD_H  : mIABS_BO<0x05, 0x02, 0x09, 0x29, 0x22, 0x02, 0x12, "ld.h", RD>
-           , mISLR_SLRO_SRO<0x94, 0x84, 0x88, 0x8C, "ld.h", RD>;
-def LD_H_bol : IBOL_RAaO<0xC9, "ld.h", RD>;
+defm LD_H  : mIABS_BO<0x05, 0x02, 0x09, 0x29, 0x22, 0x02, 0x12, "ld.h", RD>;
+defm LD_H: mISLR_SLRO_SRO<0xD8, 0x24, 0x74, 0x48, "ld.h", RD, "_v110">, NsRequires<[HasV110]>;
+defm LD_H: mISLR_SLRO_SRO<0x94, 0x84, 0x88, 0x8C, "ld.h", RD>, Requires<[HasV120]>;
+def LD_H_bol : IBOL_RAaO<0xC9, "ld.h", RD>, Requires<[HasV160]>;
 
 defm LD_HU  : mIABS_BO<0x05, 0x03, 0x09, 0x29, 0x23, 0x03, 0x13, "ld.hu", RD>;
-def LD_HU_bol : IBOL_RAaO<0xB9, "ld.hu", RD>;
+def LD_HU_bol : IBOL_RAaO<0xB9, "ld.hu", RD>, Requires<[HasV160]>;
 
 defm LD_Q  : mIABS_BO<0x45, 0x00, 0x09, 0x29, 0x28, 0x08, 0x18, "ld.q", RD>;
 
-defm LD_W  : mIABS_BO<0x85, 0x00, 0x09, 0x29, 0x24, 0x04, 0x14, "ld.w", RD>
-           , mISLR_SLRO_SRO<0x54, 0x44, 0x48, 0x4C, "ld.w", RD>;
+defm LD_W: mIABS_BO<0x85, 0x00, 0x09, 0x29, 0x24, 0x04, 0x14, "ld.w", RD>;
+defm LD_W: mISLR_SLRO_SRO<0x38, 0xA4, 0xF4, 0xC8, "ld.w", RD, "_v110">, NsRequires<[HasV110]>;
+defm LD_W: mISLR_SLRO_SRO<0x54, 0x44, 0x48, 0x4C, "ld.w", RD>, Requires<[HasV120]>;
 def LD_W_bol : IBOL_RAaO<0x19, "ld.w", RD>;
-def LD_W_sc  : ISC_A15A10C<0x58, "ld.w">;
+def LD_W_sc  : ISC_A15A10C<0x58, "ld.w">, Requires<[HasV120]>;
 
 
 def LDLCX_abs    : IABS_off18<0x15, 0x02, "ldlcx">;
@@ -1328,6 +1330,8 @@ def LT_src : ISRC_15a<0xFA, "lt">;
 def LT_srr : ISRR_D15DdDb<0x7A, "lt">;
 
 defm LT_U : mIRR_RC<0x0B, 0x13, 0x8B, 0x13, "lt.u">;
+def LT_U_srr_v110;
+def LT_U_src_v110;
 def LT_A_rr : IRR_DcAaAb<0x01, 0x42, "lt.a">;
 
 multiclass mIU__RR_ab<bits<8> op1, bits<8> op2,