Magic-Mirror/capstone
1
0
Fork 0
mirror of https://github.com/capstone-engine/capstone.git synced 2024-11-23 05:29:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Sync eBPF and PowerPC bindings

Browse Source
This commit is contained in:
Richard Patel 2022-07-23 09:52:33 +02:00
parent b61e596871
commit ef560a1afa
4 changed files with 20 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
bindings/java/capstone/Capstone.java
View File

@ -354,6 +354,9 @@ public class Capstone {
public static final int CS_MODE_MIPS32 = CS_MODE_32; // Mips32 ISA
public static final int CS_MODE_MIPS64 = CS_MODE_64; // Mips64 ISA
public static final int CS_MODE_QPX = 1 << 4; // Quad Processing eXtensions mode (PPC)
public static final int CS_MODE_SPE = 1 << 5; // Signal Processing Engine mode (PPC)
public static final int CS_MODE_BOOKE = 1 << 6; // Book-E mode (PPC)
public static final int CS_MODE_PS = 1 << 7; // Paired-singles mode (PPC)
public static final int CS_MODE_M680X_6301 = 1 << 1; // M680X Hitachi 6301,6303 mode
public static final int CS_MODE_M680X_6309 = 1 << 2; // M680X Hitachi 6309 mode
public static final int CS_MODE_M680X_6800 = 1 << 3; // M680X Motorola 6800,6802 mode

7
bindings/ocaml/capstone.ml
View File

@ -39,12 +39,15 @@ type mode =
| CS_MODE_MICRO (* MicroMips mode (MIPS architecture) *)
| CS_MODE_MIPS3 (* Mips3 mode (MIPS architecture) *)
| CS_MODE_MIPS32R6 (* Mips32-R6 mode (MIPS architecture) *)
| CS_MODE_MIPS2 (* Mips2 mode (MIPS architecture) *)
| CS_MODE_MIPS2 (* Mips2 mode (MIPS architecture) *)
| CS_MODE_V9 (* SparcV9 mode (Sparc architecture) *)
| CS_MODE_BIG_ENDIAN (* big-endian mode *)
| CS_MODE_MIPS32 (* Mips32 mode (for Mips) *)
| CS_MODE_MIPS64 (* Mips64 mode (for Mips) *)
| CS_MODE_QPX (* Quad Processing eXtensions mode (PowerPC) *)
| CS_MODE_QPX (* Quad Processing eXtensions mode (PowerPC) *)
| CS_MODE_SPE (* Signal Processing Engine mode (PowerPC) *)
| CS_MODE_BOOKE (* Book-E mode (PowerPC) *)
| CS_MODE_PS (* Paired-singles mode (PowerPC) *)
| CS_MODE_M680X_6301 (* M680X Hitachi 6301,6303 mode *)
| CS_MODE_M680X_6309 (* M680X Hitachi 6309 mode *)
| CS_MODE_M680X_6800 (* M680X Motorola 6800,6802 mode *)

2
bindings/python/capstone/__init__.py
View File

@ -57,6 +57,7 @@ __all__ = [
'CS_MODE_QPX',
'CS_MODE_SPE',
'CS_MODE_BOOKE',
'CS_MODE_PS',
'CS_MODE_M68K_000',
'CS_MODE_M68K_010',
'CS_MODE_M68K_020',
@ -193,6 +194,7 @@ CS_MODE_V9 = (1 << 4) # Sparc V9 mode (for Sparc)
CS_MODE_QPX = (1 << 4) # Quad Processing eXtensions mode (PPC)
CS_MODE_SPE = (1 << 5) # Signal Processing Engine mode (PPC)
CS_MODE_BOOKE = (1 << 6) # Book-E mode (PPC)
CS_MODE_PS = (1 << 7) # Paired-singles mode (PPC)
CS_MODE_M68K_000 = (1 << 1) # M68K 68000 mode
CS_MODE_M68K_010 = (1 << 2) # M68K 68010 mode
CS_MODE_M68K_020 = (1 << 3) # M68K 68020 mode

19
bindings/python/capstone/bpf_const.py
View File

@ -88,15 +88,16 @@ BPF_INS_JNE = 56
BPF_INS_JSGT = 57
BPF_INS_JSGE = 58
BPF_INS_CALL = 59
BPF_INS_EXIT = 60
BPF_INS_JLT = 61
BPF_INS_JLE = 62
BPF_INS_JSLT = 63
BPF_INS_JSLE = 64
BPF_INS_RET = 65
BPF_INS_TAX = 66
BPF_INS_TXA = 67
BPF_INS_ENDING = 68
BPF_INS_CALLX = 60
BPF_INS_EXIT = 61
BPF_INS_JLT = 62
BPF_INS_JLE = 63
BPF_INS_JSLT = 64
BPF_INS_JSLE = 65
BPF_INS_RET = 66
BPF_INS_TAX = 67
BPF_INS_TXA = 68
BPF_INS_ENDING = 69
BPF_INS_LD = BPF_INS_LDW
BPF_INS_LDX = BPF_INS_LDXW
BPF_INS_ST = BPF_INS_STW