mirror of
https://github.com/capstone-engine/capstone.git
synced 2024-11-23 05:29:53 +00:00
404912f068
* resolve conflict for loongarch and RISCV in Mapping.c and Mapping.h * Use RISCV_get_detail for simplicity Co-authored-by: Rot127 <45763064+Rot127@users.noreply.github.com> * Use detail_is_set for simplicity Co-authored-by: Rot127 <45763064+Rot127@users.noreply.github.com> * Change comment style Co-authored-by: Rot127 <45763064+Rot127@users.noreply.github.com> * remove redundant add_str * fix bug for RISCV_add_detail * fix operands for csr instructions * add python binding and tester for RISC-V * add more test cases for RISC-V (M,A,F,D,C instructions) * fix incorrect operand and access for sc.w and sc.d * fix incorrect operand for fence and sfence.vma * assert -> CS_ASSERT * some instructions in test_riscv.c should be RISCV64 * add cs details test * update python testers --------- Co-authored-by: Rot127 <45763064+Rot127@users.noreply.github.com>
60 lines
1.5 KiB
C
60 lines
1.5 KiB
C
/* Capstone Disassembler Engine */
|
|
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2014 */
|
|
|
|
#include <stdio.h>
|
|
#include <capstone/capstone.h>
|
|
#include "cstool.h"
|
|
|
|
void print_insn_detail_riscv(csh handle, cs_insn *ins)
|
|
{
|
|
cs_riscv *riscv;
|
|
int i;
|
|
|
|
// detail can be NULL on "data" instruction if SKIPDATA option is turned ON
|
|
if (ins->detail == NULL)
|
|
return;
|
|
|
|
riscv = &(ins->detail->riscv);
|
|
if (riscv->op_count)
|
|
printf("\top_count: %u\n", riscv->op_count);
|
|
|
|
for (i = 0; i < riscv->op_count; i++) {
|
|
cs_riscv_op *op = &(riscv->operands[i]);
|
|
switch((int)op->type) {
|
|
default:
|
|
break;
|
|
case RISCV_OP_REG:
|
|
printf("\t\toperands[%u].type: REG = %s\n", i, cs_reg_name(handle, op->reg));
|
|
break;
|
|
case RISCV_OP_IMM:
|
|
printf("\t\toperands[%u].type: IMM = 0x%lx\n", i, (long)op->imm);
|
|
break;
|
|
case RISCV_OP_MEM:
|
|
printf("\t\toperands[%u].type: MEM\n", i);
|
|
if (op->mem.base != RISCV_REG_INVALID)
|
|
printf("\t\t\toperands[%u].mem.base: REG = %s\n",
|
|
i, cs_reg_name(handle, op->mem.base));
|
|
if (op->mem.disp != 0)
|
|
printf("\t\t\toperands[%u].mem.disp: 0x%lx\n", i, (long)op->mem.disp);
|
|
|
|
break;
|
|
}
|
|
|
|
switch(op->access) {
|
|
default:
|
|
break;
|
|
case CS_AC_READ:
|
|
printf("\t\toperands[%u].access: READ\n", i);
|
|
break;
|
|
case CS_AC_WRITE:
|
|
printf("\t\toperands[%u].access: WRITE\n", i);
|
|
break;
|
|
case CS_AC_READ | CS_AC_WRITE:
|
|
printf("\t\toperands[%u].access: READ | WRITE\n", i);
|
|
break;
|
|
}
|
|
}
|
|
|
|
printf("\n");
|
|
}
|