Magic-Mirror/llvm-capstone
1
0
Fork 0
mirror of https://github.com/capstone-engine/llvm-capstone.git synced 2025-01-15 12:39:19 +00:00
Code Issues Actions 4 Packages Projects Releases Wiki Activity

[ARM] Generate CMSE instructions from CMSE intrinsics

Browse Source 
This patch adds instruction selection patterns for the TT, TTT, TTA, and TTAT
instructions and tests for llvm.arm.cmse.tt, llvm.arm.cmse.ttt,
llvm.arm.cmse.tta, and llvm.arm.cmse.ttat intrinsics (added in a previous
patch).

Patch by Javed Absar.

Differential Revision: https://reviews.llvm.org/D70407
This commit is contained in:
Momchil Velikov 2019-11-18 18:03:41 +00:00
parent a7d3f6933d
commit 09555ce071
2 changed files with 57 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
llvm/lib/Target/ARM/ARMInstrThumb2.td
View File

@ -4551,10 +4551,18 @@ class T2TT<bits<2> at, string asm, list<dag> pattern>
let Unpredictable{5-0} = 0b111111;
}
def t2TT : T2TT<0b00, "tt", []>, Requires<[IsThumb,Has8MSecExt]>;
def t2TTT : T2TT<0b01, "ttt", []>, Requires<[IsThumb,Has8MSecExt]>;
def t2TTA : T2TT<0b10, "tta", []>, Requires<[IsThumb,Has8MSecExt]>;
def t2TTAT : T2TT<0b11, "ttat", []>, Requires<[IsThumb,Has8MSecExt]>;
def t2TT : T2TT<0b00, "tt",
[(set rGPR:$Rt, (int_arm_cmse_tt GPRnopc:$Rn))]>,
Requires<[IsThumb, Has8MSecExt]>;
def t2TTT : T2TT<0b01, "ttt",
[(set rGPR:$Rt, (int_arm_cmse_ttt GPRnopc:$Rn))]>,
Requires<[IsThumb, Has8MSecExt]>;
def t2TTA : T2TT<0b10, "tta",
[(set rGPR:$Rt, (int_arm_cmse_tta GPRnopc:$Rn))]>,
Requires<[IsThumb, Has8MSecExt]>;
def t2TTAT : T2TT<0b11, "ttat",
[(set rGPR:$Rt, (int_arm_cmse_ttat GPRnopc:$Rn))]>,
Requires<[IsThumb, Has8MSecExt]>;
//===----------------------------------------------------------------------===//
// Non-Instruction Patterns

45
llvm/test/CodeGen/ARM/intrinsics-cmse.ll Normal file
View File

@ -0,0 +1,45 @@
; RUN: llc < %s -mtriple=thumbv8m.base | FileCheck %s
; RUN: llc < %s -mtriple=thumbebv8m.base | FileCheck %s
define i32 @test_tt(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.tt(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_tt:
; CHECK: tt r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.tt(i8*) #1
define i32 @test_ttt(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.ttt(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_ttt:
; CHECK: ttt r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.ttt(i8*) #1
define i32 @test_tta(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.tta(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_tta:
; CHECK: tta r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.tta(i8*) #1
define i32 @test_ttat(i8* readnone %p) #0 {
entry:
%0 = tail call i32 @llvm.arm.cmse.ttat(i8* %p)
ret i32 %0
}
; CHECK-LABEL: test_ttat:
; CHECK: ttat r{{[0-9]+}}, r{{[0-9]+}}
declare i32 @llvm.arm.cmse.ttat(i8*) #1
attributes #0 = { nounwind readnone "target-features"="+8msecext"}
attributes #1 = { nounwind readnone }