Magic-Mirror/llvm-capstone
1
0
Fork 0
mirror of https://github.com/capstone-engine/llvm-capstone.git synced 2024-12-26 09:49:48 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

Fix broken comment phrasing and indentation

Browse Source
This commit is contained in:
Matt Arsenault 2019-11-21 11:24:44 +05:30 committed by Matt Arsenault
parent cfbbdc83b4
commit 269c1c703d
1 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
View File

@ -1140,10 +1140,9 @@ void SIRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator MI,
MIB.addImm(0); // clamp bit
}
} else {
// We have to produce a carry out, and we there isn't a free SGPR
// pair for it. We can keep the whole computation on the SALU to
// avoid clobbering an additional register at the cost of an extra
// mov.
// We have to produce a carry out, and there isn't a free SGPR pair
// for it. We can keep the whole computation on the SALU to avoid
// clobbering an additional register at the cost of an extra mov.
// We may have 1 free scratch SGPR even though a carry out is
// unavailable. Only one additional mov is needed.
@ -1165,9 +1164,9 @@ void SIRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator MI,
BuildMI(*MBB, MI, DL, TII->get(AMDGPU::S_SUB_U32), ScaledReg)
.addReg(ScaledReg, RegState::Kill)
.addImm(Offset);
BuildMI(*MBB, MI, DL, TII->get(AMDGPU::S_LSHL_B32), ScaledReg)
.addReg(DiffReg, RegState::Kill)
.addImm(ST.getWavefrontSizeLog2());
BuildMI(*MBB, MI, DL, TII->get(AMDGPU::S_LSHL_B32), ScaledReg)
.addReg(DiffReg, RegState::Kill)
.addImm(ST.getWavefrontSizeLog2());
}
}
}