mirror of
https://github.com/capstone-engine/llvm-capstone.git
synced 2025-04-01 12:43:47 +00:00
[bazel] Port 8677aaa1a32a (RISCV pre-legalizer combiners)
This commit is contained in:
parent
0218ea4aaa
commit
45735770ee
@ -2058,6 +2058,9 @@ llvm_target_lib_list = [lib for lib in [
|
||||
("-gen-subtarget", "lib/Target/RISCV/RISCVGenSubtargetInfo.inc"),
|
||||
("-gen-searchable-tables", "lib/Target/RISCV/RISCVGenSearchableTables.inc"),
|
||||
],
|
||||
"tbl_deps": [
|
||||
":riscv_isel_target_gen",
|
||||
],
|
||||
},
|
||||
{
|
||||
"name": "VE",
|
||||
@ -2183,6 +2186,22 @@ gentbl(
|
||||
]),
|
||||
)
|
||||
|
||||
gentbl(
|
||||
name = "riscv_isel_target_gen",
|
||||
strip_include_prefix = "lib/Target/RISCV",
|
||||
tbl_outs = [
|
||||
("-gen-global-isel-combiner -combiners=RISCVO0PreLegalizerCombiner", "lib/Target/RISCV/RISCVGenO0PreLegalizeGICombiner.inc"),
|
||||
("-gen-global-isel-combiner -combiners=RISCVPreLegalizerCombiner", "lib/Target/RISCV/RISCVGenPreLegalizeGICombiner.inc"),
|
||||
],
|
||||
tblgen = ":llvm-tblgen",
|
||||
td_file = "lib/Target/RISCV/RISCVGISel.td",
|
||||
td_srcs = [
|
||||
":common_target_td_sources",
|
||||
] + glob([
|
||||
"lib/Target/RISCV/**/*.td",
|
||||
]),
|
||||
)
|
||||
|
||||
[[
|
||||
[gentbl(
|
||||
name = target["name"] + "CommonTableGen",
|
||||
|
Loading…
x
Reference in New Issue
Block a user