Magic-Mirror/llvm-capstone
1
0
Fork 0
mirror of https://github.com/capstone-engine/llvm-capstone.git synced 2025-01-10 01:55:08 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

Reverse the 'if' condition and reduce the indentation.

Browse Source 
llvm-svn: 171172
This commit is contained in:
Nadav Rotem 2012-12-27 23:08:05 +00:00
parent ab2e6842cc
commit 68441914a5
1 changed files with 28 additions and 29 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
llvm/lib/Target/X86/X86ISelLowering.cpp
View File

@ -9549,8 +9549,9 @@ SDValue X86TargetLowering::LowerSIGN_EXTEND(SDValue Op,
EVT InVT = In.getValueType();
DebugLoc dl = Op->getDebugLoc();
if ((VT == MVT::v4i64 && InVT == MVT::v4i32) ||
(VT == MVT::v8i32 && InVT == MVT::v8i16)) {
if ((VT != MVT::v4i64 || InVT != MVT::v4i32) &&
(VT != MVT::v8i32 || InVT != MVT::v8i16))
return SDValue();
if (Subtarget->hasInt256())
return DAG.getNode(X86ISD::VSEXT_MOVL, dl, VT, In);
@ -9587,8 +9588,6 @@ SDValue X86TargetLowering::LowerSIGN_EXTEND(SDValue Op,
return DAG.getNode(ISD::CONCAT_VECTORS, dl, VT, OpLo, OpHi);
}
return SDValue();
}
// isAndOrOfSingleUseSetCCs - Return true if node is an ISD::AND or
// ISD::OR of two X86ISD::SETCC nodes each of which has no other use apart