Magic-Mirror/llvm-capstone
1
0
Fork 0
mirror of https://github.com/capstone-engine/llvm-capstone.git synced 2025-03-01 14:58:18 +00:00
Code Issues Actions 2 Packages Projects Releases Wiki Activity

Specify S registers as D registers' sub-registers.

Browse Source 
llvm-svn: 36280
This commit is contained in:
Evan Cheng 2007-04-20 21:20:10 +00:00
parent 06a164c6bc
commit e656d093a5
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
llvm/lib/Target/ARM/ARMRegisterInfo.td
View File

@ -13,10 +13,10 @@
//===----------------------------------------------------------------------===//
// Registers are identified with 4-bit ID numbers.
class ARMReg<bits<4> num, string n, list<Register> aliases = []> : Register<n> {
class ARMReg<bits<4> num, string n, list<Register> subregs = []> : Register<n> {
field bits<4> Num;
let Namespace = "ARM";
let Aliases = aliases;
let SubRegs = subregs;
}
class ARMFReg<bits<5> num, string n> : Register<n> {