Ulrich Weigand 59a01a958a [SystemZ] Fix truncstore + bswap codegen bug ...

SystemZTargetLowering::combineSTORE contains code to transform a
combination of STORE + BSWAP into a STRV type instruction.

This transformation is correct for regular stores, but not for
truncating stores.  The routine neglected to check for that case.

Fixes a miscompilation of llvm-objcopy with clang, which caused
test suite failures in the SystemZ multistage build bot.

llvm-svn: 313669

2017-09-19 20:50:05 +00:00

clang

Teach clang to tolerate the 'p = nullptr + n' idiom used by glibc

2017-09-19 20:26:40 +00:00

clang-tools-extra

[clangd] Fix codeAction not decoded properly when sent from some clients

2017-09-18 15:02:59 +00:00

compiler-rt

Set ANDROID when any android abi is used, not just androideabi

2017-09-19 17:56:27 +00:00

debuginfo-tests

Revert r313600 due to bot failures on Green Dragon.

2017-09-19 14:51:37 +00:00

libclc

Add native_recip(x) as ((1)/(x))

2017-09-13 01:40:25 +00:00

libcxx

Resubmit "Fix llvm-lit script generation in libcxx."

2017-09-19 17:19:10 +00:00

libcxxabi

Fix ASAN build with older compiler-rt versions.

2017-09-14 22:37:34 +00:00

libunwind

Fix a typo in the documentation. NFC.

2017-09-16 20:52:05 +00:00

lld

Simplify. NFC.

2017-09-19 20:28:03 +00:00

lldb

Re-land r313210 - Fix for bug 34532 - A few rough corners related to post-mortem debugging (core/minidump)

2017-09-19 18:07:33 +00:00

llgo

irgen: Create functions instead of global variables for builtin hash and equal algorithms.

2017-06-04 22:11:28 +00:00

llvm

[SystemZ] Fix truncstore + bswap codegen bug

2017-09-19 20:50:05 +00:00

openmp

Read blocktime value set by kmp_set_blocktime() before reading from KMP_BLOCKTIME

2017-09-05 15:45:48 +00:00

parallel-libs

[Axccel] Remove -Wno-missing-braces in build

2016-12-19 21:34:07 +00:00

polly

[GPUJIT] Improved temporary file handling.

2017-09-19 10:41:29 +00:00

Description

llvm with tablegen backend for capstone disassembler

2.1 GiB

Languages

LLVM 34.8%

C++ 32.8%

C 19.6%

Assembly 8.6%

MLIR 1.2%

Other 2.6%