V810: Add opcode descriptions

This commit is contained in:
mrdanielps 2016-02-10 23:36:55 +01:00 committed by pancake
parent 54419df6b4
commit 8ee43270e8
2 changed files with 85 additions and 1 deletions

View File

@ -1,5 +1,5 @@
FILES=6502 8051 m68k x86 arc arm avr LH5801 ppc z80 mips sparc sh malbolge
FILES+=i8080 java i4004 dalvik msp430 lm32 sysz tms320 riscv propeller
FILES+=i8080 java i4004 dalvik msp430 lm32 sysz tms320 riscv propeller v810
F_SDB=$(addsuffix .sdb,${FILES})
SDB=../../../shlr/sdb/sdb
include ../../../config-user.mk

84
libr/asm/d/v810 Normal file
View File

@ -0,0 +1,84 @@
add=add
addf.s=add floating short
addi=add immediate
and=and
andbsu=and bit string upward
andi=and immediate
andnbsu=and not bit string upward
be=branch if zero/equal
bge=branch if greater/equal (signed)
bgt=branch if greater than (signed)
bh=branch if higher (unsigned)
bl=branch if carry/less than
ble=branch if less/equal (signed)
blt=branch if less than (signed)
bn=branch if negative
bne=branch if not zero/equal
bnh=branch if not higher (unsigned)
bnl=branch if not carry/less than
bnv=branch if not overflow
bp=branch if positive
br=branch always
bv=branch if overflow
caxi=compare and exchange interlocked
cli=clear interrupt disable flag
cmp=compare
cmpf.s=compare floating short
cvt.sw=convert floating short to word
cvt.ws=convert word to floating short
div=divide signed
divf.s=divide floating short
divu=divide unsigned
halt=halt cpu
in.b=input byte
in.h=input halfword
in.w=input word
jal=jump and link
jmp=jump register
jr=jump relative
ld.b=load byte
ld.h=load halfword
ld.w=load word
ldsr=load into system register
mov=move
movbsu=move bit string upward
movea=add immediate
movhi=add high halfword
mpyhw=multiply halfword signed
mul=multiply signed
mulf.s=multiply floating short
mulu=multiply unsigned
not=not
notbsu=not bit string upward
or=or
orbsu=or bit string upward
ori=or immediate
ornbsu=or not bit string immediate
out.b=output byte
out.h=output halfword
out.w=output word
reti=return from trap/irq
rev=reverse bits
sar=shift arithmetic right
sch0bsd=search bit 0 downward
sch0bsu=search bit 0 upward
sch1bsd=search bit 1 downward
sch1bsu=search bit 1 upward
sei=set interrupt disable flag
setf=set flag condition
shl=shift left
shr=shift right
st.b=store byte
st.h=store halfword
st.w=store word
stsr=store from system register
sub=subtract
subf.s=subtract floating short
trap=trap
trnc.sw=truncate floating short to word
xb=swap low bytes
xh=swap halfwords
xor=exclusive or register
xorbsu=exclusive or bit string upward
xori=exclusive or immediate
xornbsu=exclusive or not bit string upward