mirror of
https://github.com/radareorg/radare2.git
synced 2024-11-24 05:40:10 +00:00
Add lsls and ldrh thumb asm.describes
This commit is contained in:
parent
8f040c8a66
commit
c803bb3ed9
@ -47,6 +47,7 @@ ldr=load from memory to register
|
||||
ldraa=load from memory to register authenticanting the pointer using A key
|
||||
ldrab=load from memory to register authenticanting the pointer using B key
|
||||
ldr.w=load from memory to register
|
||||
ldrh=load half word (16bit) from memory to register
|
||||
ldrb=load byte from memory to register
|
||||
ldrb.w=load from memory to register
|
||||
ldreq=load from memory to register if Z set (equal)
|
||||
@ -84,7 +85,9 @@ strne=store register into memory if Z clear (not equal)
|
||||
sub=substract two values
|
||||
subs=substract two values and update flags
|
||||
lsr=logical shift right
|
||||
lsl=logical shift left
|
||||
lsrs=logical shift right and update flags
|
||||
lsls=logical shift left and update flags
|
||||
subeq=substract two values if Z set (equal)
|
||||
subne=substract two values if Z clear (not equal)
|
||||
svc=supervisor call
|
||||
@ -127,8 +130,6 @@ dc=data cache operation (alias of sys)
|
||||
ic=instruction cache operation (alias of sys)
|
||||
dsb=data synchronization barrier.
|
||||
isb=instruction synchronization barrier.
|
||||
lsl=logical shift left
|
||||
lsr=logical shift right
|
||||
movz=move shifted 16-bit immediate to register.
|
||||
hlt=external debug breakpoint.
|
||||
hvc=hypervisor call
|
||||
|
Loading…
Reference in New Issue
Block a user