RPCS3/archived-llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2026-01-31 01:35:20 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
eb01b2394de1e51503ca3a94809b323e3a61c035
archived-llvm-mirror/lib/Target/AMDGPU
History
Matt Arsenault dfb613a88d AMDGPU: Custom lower v2i32 loads and stores 
This will allow us to split up 64-bit private accesses when
necessary.

llvm-svn: 268296
2016-05-02 20:13:51 +00:00
..
AsmParser
Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD."
2016-04-29 17:04:50 +00:00
Disassembler
Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD."
2016-04-29 17:04:50 +00:00
InstPrinter
Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD."
2016-04-29 17:04:50 +00:00
MCTargetDesc
[NFC] Header cleanup
2016-04-18 09:17:29 +00:00
TargetInfo
Remove autoconf support
2016-01-26 21:29:08 +00:00
Utils
AMDGPU: allow specifying a workgroup size that needs to fit in a compute unit
2016-04-14 16:27:07 +00:00
AMDGPU.h
AMDGPU: Remove SIFixSGPRLiveRanges pass
2016-04-14 17:42:29 +00:00
AMDGPU.td
[AMDGPU] Reserve VGPRs for trap handler usage if instructed
2016-04-26 15:43:14 +00:00
AMDGPUAlwaysInlinePass.cpp
AMDGPU: Minor cleanups to always inline pass
2015-07-13 19:08:36 +00:00
AMDGPUAnnotateKernelFeatures.cpp
AMDGPU: Implement addrspacecast
2016-04-25 19:27:24 +00:00
AMDGPUAnnotateUniformValues.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
AMDGPUAsmPrinter.cpp
AMDGPU: Emit error if too much LDS is used
2016-04-28 19:37:35 +00:00
AMDGPUAsmPrinter.h
[AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes
2016-04-26 17:24:40 +00:00
AMDGPUCallingConv.td
AMDGPU: Add a shader calling convention
2016-04-06 19:40:20 +00:00
AMDGPUCallLowering.cpp
AMDGPU: Add skeleton GlobalIsel implementation
2016-04-14 19:09:28 +00:00
AMDGPUCallLowering.h
AMDGPU: Add skeleton GlobalIsel implementation
2016-04-14 19:09:28 +00:00
AMDGPUFrameLowering.cpp
AMDGPU: Fix old comments that mention AMDIL
2016-01-20 21:22:21 +00:00
AMDGPUFrameLowering.h
AMDGPU: Create emergency stack slots during frame lowering
2015-11-06 18:17:45 +00:00
AMDGPUInstrInfo.cpp
AMDGPU: Move subtarget specific code out of AMDGPUInstrInfo.cpp
2016-01-28 16:04:37 +00:00
AMDGPUInstrInfo.h
AMDGPU: Add SIWholeQuadMode pass
2016-03-21 20:28:33 +00:00
AMDGPUInstrInfo.td
AMDGPU: Implement {BUFFER,FLAT}_ATOMIC_CMPSWAP{,_X2}
2016-04-01 18:27:37 +00:00
AMDGPUInstructions.td
AMDGPU: Implement canonicalize
2016-04-14 01:42:16 +00:00
AMDGPUIntrinsicInfo.cpp
[llvm-tblgen] Avoid StringMatcher for GCC and MS builtin names
2016-01-27 01:43:12 +00:00
AMDGPUIntrinsicInfo.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
AMDGPUIntrinsics.td
AMDGPU: Remove bfi and bfm intrinsics
2016-02-08 19:06:01 +00:00
AMDGPUISelDAGToDAG.cpp
AMDGPU: Make i64 loads/stores promote to v2i32
2016-05-02 20:07:26 +00:00
AMDGPUISelLowering.cpp
AMDGPU: Move R600 specific code out of AMDGPUISelLowering.cpp
2016-05-02 18:05:17 +00:00
AMDGPUISelLowering.h
AMDGPU: Remove custom load/store scalarization
2016-04-14 23:31:26 +00:00
AMDGPUMachineFunction.cpp
AMDGPU: Add a shader calling convention
2016-04-06 19:40:20 +00:00
AMDGPUMachineFunction.h
AMDGPU: Add a shader calling convention
2016-04-06 19:40:20 +00:00
AMDGPUMCInstLower.cpp
AMDGPU: Verify instructions in non-debug builds as well
2016-03-16 09:10:42 +00:00
AMDGPUMCInstLower.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
AMDGPUOpenCLImageTypeLoweringPass.cpp
[NFC] Header cleanup
2016-04-18 09:17:29 +00:00
AMDGPUPromoteAlloca.cpp
AMDGPU: Fix mishandling array allocations when promoting alloca
2016-04-28 18:38:48 +00:00
AMDGPURegisterInfo.cpp
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
AMDGPURegisterInfo.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
AMDGPURegisterInfo.td
AMDGPU: Set SubRegIndex size and offset
2015-07-30 17:03:11 +00:00
AMDGPUSubtarget.cpp
[AMDGPU] Reserve VGPRs for trap handler usage if instructed
2016-04-26 15:43:14 +00:00
AMDGPUSubtarget.h
[AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes
2016-04-26 17:24:40 +00:00
AMDGPUTargetMachine.cpp
AMDGPU/SI: Enable the post-ra scheduler
2016-04-30 00:23:06 +00:00
AMDGPUTargetMachine.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
AMDGPUTargetObjectFile.cpp
AMDGPU/SI: Emit constant variables in the .hsatext section when targeting HSA
2015-12-15 22:39:36 +00:00
AMDGPUTargetObjectFile.h
AMDGPU/SI: Emit constant arrays in the .text section
2015-12-10 02:13:01 +00:00
AMDGPUTargetTransformInfo.cpp
AMDGPU: llvm.SI.fs.constant is a source of divergence
2016-05-02 17:37:01 +00:00
AMDGPUTargetTransformInfo.h
AMDGPU: Partially implement getArithmeticInstrCost for FP ops
2016-03-25 01:00:32 +00:00
AMDILCFGStructurizer.cpp
Bug 20810: Use report_fatal_error instead of unreachable
2016-03-02 03:33:55 +00:00
AMDKernelCodeT.h
[AMDGPU] fix amd_kernel_code_t bit field position as per spec (added missing reserved fields)
2016-02-24 10:54:25 +00:00
CaymanInstructions.td
AMDGPU: Remove 24-bit intrinsics
2016-01-29 10:05:16 +00:00
CIInstructions.td
AMDGPU: Implement i64 global atomics
2016-04-12 14:05:11 +00:00
CMakeLists.txt
AMDGPU/SI: Enable the post-ra scheduler
2016-04-30 00:23:06 +00:00
EvergreenInstructions.td
AMDGPU: Remove 24-bit intrinsics
2016-01-29 10:05:16 +00:00
GCNHazardRecognizer.cpp
AMDGPU/SI: Use the hazard recognizer to break SMEM soft clauses
2016-05-02 17:39:06 +00:00
GCNHazardRecognizer.h
AMDGPU/SI: Use the hazard recognizer to break SMEM soft clauses
2016-05-02 17:39:06 +00:00
LLVMBuild.txt
[AMDGPU] Disassembler: Added basic disassembler for AMDGPU target
2016-02-18 03:42:32 +00:00
Processors.td
AMDGPU/SI: Add Polaris support
2016-03-24 15:31:05 +00:00
R600ClauseMergePass.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
R600ControlFlowFinalizer.cpp
AMDGPU: Add a shader calling convention
2016-04-06 19:40:20 +00:00
R600Defines.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
R600EmitClauseMarkers.cpp
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600ExpandSpecialInstrs.cpp
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600InstrFormats.td
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600InstrInfo.cpp
AMDGPU: Add a shader calling convention
2016-04-06 19:40:20 +00:00
R600InstrInfo.h
[NFC] Header cleanup
2016-04-18 09:17:29 +00:00
R600Instructions.td
AMDGPU: Rename intrinsic to better match instruction name
2016-02-13 01:03:00 +00:00
R600Intrinsics.td
AMDGPU: Move AMDGPU intrinsics only used by R600
2016-01-26 04:49:24 +00:00
R600ISelLowering.cpp
AMDGPU: Move R600 specific code out of AMDGPUISelLowering.cpp
2016-05-02 18:05:17 +00:00
R600ISelLowering.h
Fix instance of -Winconsistent-missing-override in AMDGPU code
2016-05-02 19:45:10 +00:00
R600MachineFunctionInfo.cpp
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600MachineFunctionInfo.h
[NFC] Header cleanup
2016-04-18 09:17:29 +00:00
R600MachineScheduler.cpp
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600MachineScheduler.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
R600OptimizeVectorRegisters.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
R600Packetizer.cpp
AMDGPU: Simplify boolean conditional return statements
2016-03-02 23:00:21 +00:00
R600RegisterInfo.cpp
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600RegisterInfo.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
R600RegisterInfo.td
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600Schedule.td
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
R600TextureIntrinsicsReplacer.cpp
AMDGPU: Rename some r600 intrinsics to use correct TargetPrefix
2016-01-22 19:00:09 +00:00
R700Instructions.td
R600 -> AMDGPU rename
2015-06-13 03:28:10 +00:00
SIAnnotateControlFlow.cpp
[StructurizeCFG] Annotate branches that were treated as uniform
2016-04-14 17:42:35 +00:00
SIDefines.h
[AMDGPU] Assembler: basic support for SDWA instructions
2016-04-26 13:33:56 +00:00
SIFixControlFlowLiveIntervals.cpp
AMDGPU: Remove unused includes
2015-09-25 00:28:43 +00:00
SIFixSGPRCopies.cpp
AMDGPU: Fix debug name of pass to better match
2016-04-21 18:21:54 +00:00
SIFoldOperands.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
SIFrameLowering.cpp
AMDGPU/SI: Don't try to move scratch wave offset when there are no free SGPRs
2016-03-03 03:45:09 +00:00
SIFrameLowering.h
AMDGPU: Remove SIPrepareScratchRegs
2015-11-30 21:15:53 +00:00
SIInsertNopsPass.cpp
[AMDGPU] Insert nop pass: take care of outstanding feedback
2016-04-22 17:04:51 +00:00
SIInsertWaits.cpp
AMDGPU/SI: Use the hazard recognizer to break SMEM soft clauses
2016-05-02 17:39:06 +00:00
SIInstrFormats.td
[AMDGPU] Assembler: basic support for SDWA instructions
2016-04-26 13:33:56 +00:00
SIInstrInfo.cpp
AMDGPU/SI: Fix bug in SIInstrInfo::insertWaitStates() uncovered by r268260
2016-05-02 18:02:24 +00:00
SIInstrInfo.h
Add missing override.
2016-04-30 15:18:21 +00:00
SIInstrInfo.td
AMDGPU/SI: Add offset field to ds_permute/ds_bpermute instructions
2016-04-29 14:34:26 +00:00
SIInstructions.td
Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD."
2016-04-29 17:04:50 +00:00
SIIntrinsics.td
Split IntrReadArgMem into IntrReadMem and IntrArgMemOnly
2016-04-21 17:48:02 +00:00
SIISelLowering.cpp
AMDGPU: Custom lower v2i32 loads and stores
2016-05-02 20:13:51 +00:00
SIISelLowering.h
AMDGPU: Implement addrspacecast
2016-04-25 19:27:24 +00:00
SILoadStoreOptimizer.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
SILowerControlFlow.cpp
AMDGPU: Fix crash with unreachable terminators.
2016-04-29 21:52:13 +00:00
SILowerI1Copies.cpp
AMDGPU: Fix passes depending on dominator tree for no reason
2016-02-11 06:15:34 +00:00
SIMachineFunctionInfo.cpp
[AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes
2016-04-26 17:24:40 +00:00
SIMachineFunctionInfo.h
[AMDGPU] Move reserved vgpr count for trap handler usage to SIMachineFunctionInfo + minor commenting changes
2016-04-26 17:24:40 +00:00
SIMachineScheduler.cpp
Fix a couple assertions that can never fire because they just contained the text string which always evaluates to true. Add a ! so they'll evaluate to false.
2016-04-24 02:01:25 +00:00
SIMachineScheduler.h
AMDGPU: R600 code splitting cleanup
2016-03-11 08:00:27 +00:00
SIRegisterInfo.cpp
AMDGPU/SI: Use v_readfirstlane_b32 when restoring SGPRs spilled to scratch
2016-05-02 20:11:44 +00:00
SIRegisterInfo.h
AMDGPU/SI: Enable the post-ra scheduler
2016-04-30 00:23:06 +00:00
SIRegisterInfo.td
Fixed/Recommitted r267733 "[AMDGPU][llvm-mc] Add support of TTMP quads. Rework M0 exclusion for SMRD."
2016-04-29 17:04:50 +00:00
SISchedule.td
AMDGPU/SI: Enable the post-ra scheduler
2016-04-30 00:23:06 +00:00
SIShrinkInstructions.cpp
Add optimization bisect opt-in calls for AMDGPU passes
2016-04-25 22:23:44 +00:00
SITypeRewriter.cpp
AMDGPU: Add a shader calling convention
2016-04-06 19:40:20 +00:00
SIWholeQuadMode.cpp
AMDGPU/SI: add llvm.amdgcn.ps.live intrinsic
2016-04-22 04:04:08 +00:00
VIInstrFormats.td
[AMDGPU] Assembler: basic support for SDWA instructions
2016-04-26 13:33:56 +00:00
VIInstructions.td
[AMDGPU] Assembler: change v_madmk operands to have same order as mad.
2016-03-11 09:27:25 +00:00