Files
archived-llvm/test/TableGen
QingShan Zhang 8d64ebc76f [TableGen] Fix a bug that MCSchedClassDesc is interfered between different SchedModel
Assume that, ModelA has scheduling resource for InstA and ModelB has scheduling resource for InstB. This is what the llvm::MCSchedClassDesc looks like:

llvm::MCSchedClassDesc ModelASchedClasses[] = {
...
InstA, 0, ...
InstB, -1,...
};

llvm::MCSchedClassDesc ModelBSchedClasses[] = {
...
InstA, -1,...
InstB, 0,...
};
The -1 means invalid num of macro ops, while it is valid if it is >=0. This is what we look like now:

llvm::MCSchedClassDesc ModelASchedClasses[] = {
...
InstA, 0, ...
InstB, 0,...
};

llvm::MCSchedClassDesc ModelBSchedClasses[] = {
...
InstA, 0,...
InstB, 0,...
};
And compiler hit the assertion here because the SCDesc is valid now for both InstA and InstB.

Differential Revision: https://reviews.llvm.org/D67950



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@374524 91177308-0d34-0410-b5e6-96231b3b80d8
2019-10-11 08:36:54 +00:00
..
2018-03-14 11:00:43 +00:00
2018-03-09 12:24:42 +00:00
2018-03-06 13:49:16 +00:00
2018-03-09 12:24:06 +00:00
2018-03-14 11:00:43 +00:00
2018-03-14 11:00:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-11-27 18:57:43 +00:00
2018-02-23 10:46:07 +00:00