mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
be4aef480e
This is the second minimal patch keeping Nios2 target buildable. I'm adding subtarget here and other stuff for frame lowering, instruction, register information methods. I do not add any test cases, as still there are missing parts like DAG selector and assembly printing. I plan to include them into the next patch. Patch by Andrei Grischenko <andrei.l.grischenko@intel.com> Differential Revision: https://reviews.llvm.org/D37256 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@313626 91177308-0d34-0410-b5e6-96231b3b80d8
27 lines
841 B
C++
27 lines
841 B
C++
//===-- Nios2InstrInfo.cpp - Nios2 Instruction Information ----------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the Nios2 implementation of the TargetInstrInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "Nios2InstrInfo.h"
|
|
#include "Nios2TargetMachine.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define GET_INSTRINFO_CTOR_DTOR
|
|
#include "Nios2GenInstrInfo.inc"
|
|
|
|
const Nios2InstrInfo *Nios2InstrInfo::create(Nios2Subtarget &STI) {
|
|
return new Nios2InstrInfo(STI);
|
|
}
|
|
|
|
const Nios2RegisterInfo &Nios2InstrInfo::getRegisterInfo() const { return RI; }
|