mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
251a136db4
BIC is generally faster, and it can put the output in a different register from the input. We already do this in Thumb2 mode; not sure why the equivalent fix never got applied to ARM mode. Differential Revision: https://reviews.llvm.org/D31797 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@299803 91177308-0d34-0410-b5e6-96231b3b80d8
25 lines
490 B
LLVM
25 lines
490 B
LLVM
; RUN: llc -mtriple=arm-eabi %s -o - | FileCheck %s
|
|
|
|
define i32 @f1(i32 %a, i32 %b) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: bic r0, r0, r1
|
|
%tmp = xor i32 %b, 4294967295
|
|
%tmp1 = and i32 %a, %tmp
|
|
ret i32 %tmp1
|
|
}
|
|
|
|
define i32 @f2(i32 %a, i32 %b) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: bic r0, r0, r1
|
|
%tmp = xor i32 %b, 4294967295
|
|
%tmp1 = and i32 %tmp, %a
|
|
ret i32 %tmp1
|
|
}
|
|
|
|
define i32 @f3(i32 %a) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: bic r0, r0, #255
|
|
%tmp = and i32 %a, -256
|
|
ret i32 %tmp
|
|
}
|