mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
363f0068dd
Summary: ARMLoadStoreOpt::FixInvalidRegPairOp() was only checking if one of the load destination registers to be split overlapped with the base register if the base register was marked as killed. Since kill flags may not always be present, this can lead to incorrect code. This bug was exposed by my MachineCopyPropagation change D30751 breaking the sanitizer-x86_64-linux-android buildbot. Also clean up some dead code and add an assert that a register offset is never encountered by this code, since it does not handle them correctly. Reviewers: MatzeB, qcolombet, t.p.northover Subscribers: aemerson, javed.absar, kristof.beyls, mcrosier, llvm-commits Differential Revision: https://reviews.llvm.org/D37164 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@311907 91177308-0d34-0410-b5e6-96231b3b80d8
13 lines
425 B
YAML
13 lines
425 B
YAML
# RUN: llc -mtriple=armv7-none-eabi -verify-machineinstrs -run-pass arm-ldst-opt %s -o - | FileCheck %s
|
|
---
|
|
# CHECK-LABEL: name: f
|
|
name: f
|
|
# Make sure the load into %r0 doesn't clobber the base register before the second load uses it.
|
|
# CHECK: %r3 = LDRi12 %r0, 12, 14, _
|
|
# CHECK-NEXT: %r0 = LDRi12 %r0, 8, 14, _
|
|
body: |
|
|
bb.0:
|
|
liveins: %r0, %r3
|
|
%r0, %r3 = LDRD %r0, %noreg, 8, 14, %noreg
|
|
...
|