mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
ed89889572
If Select pseudo instruction doesn't have use SR, then CMP instructions are being marked as dead and later can be removed by MachineCSE pass. This leads to incorrect code generation. Differential Revision: https://reviews.llvm.org/D32473 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@301372 91177308-0d34-0410-b5e6-96231b3b80d8
22 lines
462 B
LLVM
22 lines
462 B
LLVM
; RUN: llc < %s -march=msp430 | FileCheck %s
|
|
; PR32769
|
|
|
|
target triple = "msp430"
|
|
|
|
; Test that CMP instruction is not removed by MachineCSE.
|
|
;
|
|
; CHECK-LABEL: @f
|
|
; CHECK: cmp.w r15, r13
|
|
; CHECK: cmp.w r15, r13
|
|
; CHECK-NEXT: jeq .LBB0_2
|
|
define i16 @f(i16, i16, i16, i16) {
|
|
entry:
|
|
%4 = icmp ult i16 %1, %3
|
|
%5 = zext i1 %4 to i16
|
|
%6 = icmp ult i16 %0, %2
|
|
%7 = zext i1 %6 to i16
|
|
%8 = icmp eq i16 %1, %3
|
|
%out = select i1 %8, i16 %5, i16 %7
|
|
ret i16 %out
|
|
}
|