Files
archived-llvm/test/CodeGen/ARM/machine-copyprop.mir
Francis Visoiu Mistrih e6b89910eb [CodeGen] Always use printReg to print registers in both MIR and debug
output

As part of the unification of the debug format and the MIR format,
always use `printReg` to print all kinds of registers.

Updated the tests using '_' instead of '%noreg' until we decide which
one we want to be the default one.

Differential Revision: https://reviews.llvm.org/D40421

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@319445 91177308-0d34-0410-b5e6-96231b3b80d8
2017-11-30 16:12:24 +00:00

23 lines
851 B
YAML

# RUN: llc -o - %s -mtriple=armv7s-- -run-pass=machine-cp | FileCheck %s
---
# Test that machine copy prop recognizes the implicit-def operands on a COPY
# as clobbering the register.
# CHECK-LABEL: name: func
# CHECK: %d2 = VMOVv2i32 2, 14, %noreg
# CHECK: %s5 = COPY %s0, implicit %q1, implicit-def %q1
# CHECK: VST1q32 %r0, 0, %q1, 14, %noreg
# The following two COPYs must not be removed
# CHECK: %s4 = COPY %s20, implicit-def %q1
# CHECK: %s5 = COPY %s0, implicit killed %d0, implicit %q1, implicit-def %q1
# CHECK: VST1q32 %r2, 0, %q1, 14, %noreg
name: func
body: |
bb.0:
%d2 = VMOVv2i32 2, 14, %noreg
%s5 = COPY %s0, implicit %q1, implicit-def %q1
VST1q32 %r0, 0, %q1, 14, %noreg
%s4 = COPY %s20, implicit-def %q1
%s5 = COPY %s0, implicit killed %d0, implicit %q1, implicit-def %q1
VST1q32 %r2, 0, %q1, 14, %noreg
...