RPCS3/archived-llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-01-31 01:25:19 +01:00
Code Issues Packages Projects Releases Wiki Activity
Files
aeeabb506aea5967b3ec0091c25928e49652d5fd
archived-llvm/include/llvm/Target
History
Clement Courbet b4abfc2b26 [llvm-exegesis][NFC] Add a way to declare the default counter binding for unbound CPUs for a target. 
Summary:
This simplifies the code and moves everything to tablegen for consistency. This
also prepares the ground for adding issue counters.

Reviewers: gchatelet, john.brawn, jsji

Subscribers: nemanjai, mgorny, javed.absar, kbarton, tschuett, llvm-commits

Differential Revision: https://reviews.llvm.org/D54297

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@346489 91177308-0d34-0410-b5e6-96231b3b80d8
2018-11-09 13:15:32 +00:00
..
GlobalISel
[GlobalISel] Use the target preferred type for G_EXTRACT_VECTOR_ELT index.
2018-10-25 14:04:54 +00:00
CodeGenCWrappers.h
[AArch64] Add Tiny Code Model for AArch64
2018-08-22 11:31:39 +00:00
GenericOpcodes.td
[globalisel] Add comments indicating the operand order
2018-10-31 19:49:37 +00:00
Target.td
[CodeGen] Remove out operands from PATCHABLE_OP
2018-10-26 13:37:25 +00:00
TargetCallingConv.td
Remove trailing space
2018-07-30 19:41:25 +00:00
TargetInstrPredicate.td
[tblgen][PredicateExpander] Add the ability to describe more complex constraints on instruction operands.
2018-10-31 12:28:05 +00:00
TargetIntrinsicInfo.h
GlobalISel: support translation of intrinsic calls.
2016-07-29 22:32:36 +00:00
TargetItinerary.td
[NFC] Fix comment of class InstrStage
2018-02-12 15:02:49 +00:00
TargetLoweringObjectFile.h
[MC] Move EH DWARF encodings from MC to CodeGen, NFC
2018-08-09 22:24:04 +00:00
TargetMachine.h
TargetMachine: Move lib/CodeGen specific callbacks to LLVMTargetMachine; NFC
2018-11-05 23:49:15 +00:00
TargetOptions.h
CodeGen: Add a target option for emitting .addrsig directives for all address-significant symbols.
2018-07-17 22:40:08 +00:00
TargetPfmCounters.td
[llvm-exegesis][NFC] Add a way to declare the default counter binding for unbound CPUs for a target.
2018-11-09 13:15:32 +00:00
TargetSchedule.td
[MCSched] Bind PFM Counters to the CPUs instead of the SchedModel.
2018-10-25 07:44:01 +00:00
TargetSelectionDAG.td
[Intrinsic] Signed and Unsigned Saturation Subtraction Intirnsics
2018-10-29 16:54:37 +00:00