Simon Pilgrim 91bff92aa5 [DAGCombiner] Add X / X -> 1 & X % X -> 0 folds (test tweaks) ...

Adjust tests to avoid the X / X -> 1 & X % X -> 0 folds while keeping their original purposes.

Differential Revision: https://reviews.llvm.org/D50636

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@340916 91177308-0d34-0410-b5e6-96231b3b80d8

2018-08-29 11:18:14 +00:00

..

2009-05-10-CyclicDAG.ll

…

2009-05-17-Rot.ll

…

2009-05-17-Shift.ll

…

2009-05-19-DoubleSplit.ll

…

2009-08-25-DynamicStackAlloc.ll

…

2009-09-18-AbsoluteAddr.ll

…

2009-10-10-OrImpDef.ll

…

2009-11-08-InvalidResNo.ll

…

2009-11-20-NewNode.ll

…

2009-12-21-FrameAddr.ll

…

2009-12-22-InlineAsm.ll

…

2010-05-01-CombinerAnd.ll

…

AddrMode-bis-rx.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

AddrMode-bis-xr.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

AddrMode-mov-rx.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

AddrMode-mov-xr.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

asm-clobbers.ll

…

bit.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

BranchSelector.ll

[CodeGen] Unify MBB reference format in both MIR and debug output

2017-12-04 17:18:51 +00:00

byval.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

cc_args.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

cc_ret.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

DbgValueOtherTargets.test

…

flt_rounds.ll

[SelectionDAGBuilder] Support llvm.flt.rounds on targets where i32 is not legal

2016-10-10 20:45:15 +00:00

fp.ll

…

hwmult16.ll

[MSP430] Add subtarget features for hardware multiplier.

2017-05-23 21:49:42 +00:00

hwmult32.ll

[MSP430] Add subtarget features for hardware multiplier.

2017-05-23 21:49:42 +00:00

hwmultf5.ll

[MSP430] Add subtarget features for hardware multiplier.

2017-05-23 21:49:42 +00:00

indirectbr2.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

indirectbr.ll

…

inline-asm.ll

…

Inst8mi.ll

…

Inst8mm.ll

…

Inst8mr.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

Inst8ri.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

Inst8rm.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

Inst8rr.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

Inst16mi.ll

…

Inst16mm.ll

Rewrite areNonVolatileConsecutiveLoads to use BaseIndexOffset

2017-07-05 01:21:23 +00:00

Inst16mr.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

Inst16ri.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

Inst16rm.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

Inst16rr.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

jumptable.ll

Emit a left-shift instead of a power-of-two multiply for jump-tables

2018-05-16 08:58:26 +00:00

libcalls.ll

[DAGCombiner] Add X / X -> 1 & X % X -> 0 folds (test tweaks)

2018-08-29 11:18:14 +00:00

lit.local.cfg

…

memset.ll

Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)

2018-01-19 17:13:12 +00:00

misched-msp430.ll

…

mult-alt-generic-msp430.ll

…

postinc.ll

…

promote-i8-mul.ll

[MSP430] Generate EABI-compliant libcalls

2017-05-11 19:56:14 +00:00

select-use-sr.ll

[MSP430] Fix PR32769: Select8 and Select16 need to have SR in Uses.

2017-04-26 00:33:59 +00:00

setcc.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

shifts.ll

…

spill-to-stack.ll

…

struct_layout.ll

[MSP430] Fix data layout string.

2017-06-23 21:11:45 +00:00

struct-return.ll

[MSP430] Add SRet support to MSP430 target

2017-03-02 20:25:10 +00:00

transient-stack-alignment.ll

…

umulo-16.ll

[CodeGen] Fix result type for SMULO/UMULO legalization

2016-12-06 22:49:36 +00:00

vararg.ll

[DAG] Improve Aliasing of operations to static alloca

2017-07-18 20:06:24 +00:00