mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
7dcd9e77f5
Summary: This is step towards separating the GCN and R600 tablegen'd code. This is a little awkward for now, because the R600 functions won't have the MCSubtargetInfo parameter, so we need to have AMDMGPUInstPrinter delegate to R600InstPrinter, but once the tablegen'd code is split, we will be able to drop the delegation and use R600InstPrinter directly. Reviewers: arsenm Subscribers: kzhuravl, wdng, nhaehnle, yaxunl, dstuttard, tpr, t-tye, llvm-commits Differential Revision: https://reviews.llvm.org/D36444 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@311128 91177308-0d34-0410-b5e6-96231b3b80d8
114 lines
4.2 KiB
C++
114 lines
4.2 KiB
C++
//===-- AMDGPUMCTargetDesc.cpp - AMDGPU Target Descriptions ---------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file
|
|
/// \brief This file provides AMDGPU specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "AMDGPUMCTargetDesc.h"
|
|
#include "AMDGPUELFStreamer.h"
|
|
#include "AMDGPUMCAsmInfo.h"
|
|
#include "AMDGPUTargetStreamer.h"
|
|
#include "InstPrinter/AMDGPUInstPrinter.h"
|
|
#include "SIDefines.h"
|
|
#include "llvm/MC/MCContext.h"
|
|
#include "llvm/MC/MCInstrInfo.h"
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
|
#include "llvm/MC/MCStreamer.h"
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
#include "llvm/MC/MachineLocation.h"
|
|
#include "llvm/Support/ErrorHandling.h"
|
|
#include "llvm/Support/TargetRegistry.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define GET_INSTRINFO_MC_DESC
|
|
#include "AMDGPUGenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_MC_DESC
|
|
#include "AMDGPUGenSubtargetInfo.inc"
|
|
|
|
#define GET_REGINFO_MC_DESC
|
|
#include "AMDGPUGenRegisterInfo.inc"
|
|
|
|
static MCInstrInfo *createAMDGPUMCInstrInfo() {
|
|
MCInstrInfo *X = new MCInstrInfo();
|
|
InitAMDGPUMCInstrInfo(X);
|
|
return X;
|
|
}
|
|
|
|
static MCRegisterInfo *createAMDGPUMCRegisterInfo(const Triple &TT) {
|
|
MCRegisterInfo *X = new MCRegisterInfo();
|
|
InitAMDGPUMCRegisterInfo(X, 0);
|
|
return X;
|
|
}
|
|
|
|
static MCSubtargetInfo *
|
|
createAMDGPUMCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) {
|
|
return createAMDGPUMCSubtargetInfoImpl(TT, CPU, FS);
|
|
}
|
|
|
|
static MCInstPrinter *createAMDGPUMCInstPrinter(const Triple &T,
|
|
unsigned SyntaxVariant,
|
|
const MCAsmInfo &MAI,
|
|
const MCInstrInfo &MII,
|
|
const MCRegisterInfo &MRI) {
|
|
return T.getArch() == Triple::r600 ? new R600InstPrinter(MAI, MII, MRI) :
|
|
new AMDGPUInstPrinter(MAI, MII, MRI);
|
|
}
|
|
|
|
static MCTargetStreamer *createAMDGPUAsmTargetStreamer(MCStreamer &S,
|
|
formatted_raw_ostream &OS,
|
|
MCInstPrinter *InstPrint,
|
|
bool isVerboseAsm) {
|
|
return new AMDGPUTargetAsmStreamer(S, OS);
|
|
}
|
|
|
|
static MCTargetStreamer * createAMDGPUObjectTargetStreamer(
|
|
MCStreamer &S,
|
|
const MCSubtargetInfo &STI) {
|
|
return new AMDGPUTargetELFStreamer(S);
|
|
}
|
|
|
|
static MCStreamer *createMCStreamer(const Triple &T, MCContext &Context,
|
|
MCAsmBackend &MAB, raw_pwrite_stream &OS,
|
|
MCCodeEmitter *Emitter, bool RelaxAll) {
|
|
if (T.getOS() == Triple::AMDHSA)
|
|
return createAMDGPUELFStreamer(Context, MAB, OS, Emitter, RelaxAll);
|
|
|
|
return createELFStreamer(Context, MAB, OS, Emitter, RelaxAll);
|
|
}
|
|
|
|
extern "C" void LLVMInitializeAMDGPUTargetMC() {
|
|
for (Target *T : {&getTheAMDGPUTarget(), &getTheGCNTarget()}) {
|
|
RegisterMCAsmInfo<AMDGPUMCAsmInfo> X(*T);
|
|
|
|
TargetRegistry::RegisterMCInstrInfo(*T, createAMDGPUMCInstrInfo);
|
|
TargetRegistry::RegisterMCRegInfo(*T, createAMDGPUMCRegisterInfo);
|
|
TargetRegistry::RegisterMCSubtargetInfo(*T, createAMDGPUMCSubtargetInfo);
|
|
TargetRegistry::RegisterMCInstPrinter(*T, createAMDGPUMCInstPrinter);
|
|
TargetRegistry::RegisterMCAsmBackend(*T, createAMDGPUAsmBackend);
|
|
TargetRegistry::RegisterELFStreamer(*T, createMCStreamer);
|
|
}
|
|
|
|
// R600 specific registration
|
|
TargetRegistry::RegisterMCCodeEmitter(getTheAMDGPUTarget(),
|
|
createR600MCCodeEmitter);
|
|
|
|
// GCN specific registration
|
|
TargetRegistry::RegisterMCCodeEmitter(getTheGCNTarget(),
|
|
createSIMCCodeEmitter);
|
|
|
|
TargetRegistry::RegisterAsmTargetStreamer(getTheGCNTarget(),
|
|
createAMDGPUAsmTargetStreamer);
|
|
TargetRegistry::RegisterObjectTargetStreamer(
|
|
getTheGCNTarget(), createAMDGPUObjectTargetStreamer);
|
|
}
|