mirror of
https://github.com/RPCS3/llvm.git
synced 2026-01-31 01:25:19 +01:00
a4b49d696a
Summary: As part of this * Emitted instructions now have named MachineInstr variables associated with them. This isn't particularly important yet but it's a small step towards multiple-insn emission. * constrainSelectedInstRegOperands() is no longer hardcoded. It's now added as the ConstrainOperandsToDefinitionAction() action. COPY_TO_REGCLASS uses an alternate constraint mechanism ConstrainOperandToRegClassAction() which supports arbitrary constraints such as that defined by COPY_TO_REGCLASS. Reviewers: ab, qcolombet, t.p.northover, rovka, kristof.beyls, aditya_nandakumar Reviewed By: ab Subscribers: javed.absar, igorb, llvm-commits Differential Revision: https://reviews.llvm.org/D33590 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@305791 91177308-0d34-0410-b5e6-96231b3b80d8
84 lines
3.5 KiB
C++
84 lines
3.5 KiB
C++
//==-- llvm/CodeGen/GlobalISel/Utils.h ---------------------------*- C++ -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
/// \file This file declares the API of helper functions used throughout the
|
|
/// GlobalISel pipeline.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_CODEGEN_GLOBALISEL_UTILS_H
|
|
#define LLVM_CODEGEN_GLOBALISEL_UTILS_H
|
|
|
|
#include "llvm/ADT/StringRef.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MachineFunction;
|
|
class MachineInstr;
|
|
class MachineOptimizationRemarkEmitter;
|
|
class MachineOptimizationRemarkMissed;
|
|
class MachineRegisterInfo;
|
|
class MCInstrDesc;
|
|
class RegisterBankInfo;
|
|
class TargetInstrInfo;
|
|
class TargetPassConfig;
|
|
class TargetRegisterInfo;
|
|
class TargetRegisterClass;
|
|
class Twine;
|
|
class ConstantFP;
|
|
|
|
/// Try to constrain Reg to the specified register class. If this fails,
|
|
/// create a new virtual register in the correct class and insert a COPY before
|
|
/// \p InsertPt. The debug location of \p InsertPt is used for the new copy.
|
|
///
|
|
/// \return The virtual register constrained to the right register class.
|
|
unsigned constrainRegToClass(MachineRegisterInfo &MRI,
|
|
const TargetInstrInfo &TII,
|
|
const RegisterBankInfo &RBI,
|
|
MachineInstr &InsertPt, unsigned Reg,
|
|
const TargetRegisterClass &RegClass);
|
|
|
|
/// Try to constrain Reg so that it is usable by argument OpIdx of the
|
|
/// provided MCInstrDesc \p II. If this fails, create a new virtual
|
|
/// register in the correct class and insert a COPY before \p InsertPt.
|
|
/// This is equivalent to constrainRegToClass() with RegClass obtained from the
|
|
/// MCInstrDesc. The debug location of \p InsertPt is used for the new copy.
|
|
///
|
|
/// \return The virtual register constrained to the right register class.
|
|
unsigned constrainOperandRegClass(const MachineFunction &MF,
|
|
const TargetRegisterInfo &TRI,
|
|
MachineRegisterInfo &MRI,
|
|
const TargetInstrInfo &TII,
|
|
const RegisterBankInfo &RBI,
|
|
MachineInstr &InsertPt, const MCInstrDesc &II,
|
|
unsigned Reg, unsigned OpIdx);
|
|
|
|
/// Check whether an instruction \p MI is dead: it only defines dead virtual
|
|
/// registers, and doesn't have other side effects.
|
|
bool isTriviallyDead(const MachineInstr &MI, const MachineRegisterInfo &MRI);
|
|
|
|
/// Report an ISel error as a missed optimization remark to the LLVMContext's
|
|
/// diagnostic stream. Set the FailedISel MachineFunction property.
|
|
void reportGISelFailure(MachineFunction &MF, const TargetPassConfig &TPC,
|
|
MachineOptimizationRemarkEmitter &MORE,
|
|
MachineOptimizationRemarkMissed &R);
|
|
|
|
void reportGISelFailure(MachineFunction &MF, const TargetPassConfig &TPC,
|
|
MachineOptimizationRemarkEmitter &MORE,
|
|
const char *PassName, StringRef Msg,
|
|
const MachineInstr &MI);
|
|
|
|
Optional<int64_t> getConstantVRegVal(unsigned VReg,
|
|
const MachineRegisterInfo &MRI);
|
|
const ConstantFP* getConstantFPVRegVal(unsigned VReg,
|
|
const MachineRegisterInfo &MRI);
|
|
|
|
} // End namespace llvm.
|
|
#endif
|