RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-13 14:35:54 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix warnings with -DNDEBUG

Browse Source 
Patch by: NAKAMURA Takumi

llvm-svn: 170142
This commit is contained in:
Tom Stellard 2012-12-13 19:38:52 +00:00
parent bd4902c44a
commit 36a0b013a7
3 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/R600/AMDILIntrinsicInfo.cpp
View File

@ -75,5 +75,5 @@ Function*
AMDGPUIntrinsicInfo::getDeclaration(Module *M, unsigned IntrID, AMDGPUIntrinsicInfo::getDeclaration(Module *M, unsigned IntrID,
Type **Tys, Type **Tys,
unsigned numTys) const { unsigned numTys) const {
assert(!"Not implemented"); llvm_unreachable("Not implemented");
} }

2
lib/Target/R600/R600ISelLowering.cpp
View File

@ -413,7 +413,7 @@ SDValue R600TargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const
Inst = 1; Inst = 1;
break; break;
default: default:
assert(0 && "Wrong buffer id for stream outputs !"); llvm_unreachable("Wrong buffer id for stream outputs !");
} }
return InsertScalarToRegisterExport(DAG, Op.getDebugLoc(), OutputsMap, return InsertScalarToRegisterExport(DAG, Op.getDebugLoc(), OutputsMap,

1
lib/Target/R600/R600InstrInfo.cpp
View File

@ -605,6 +605,7 @@ MachineOperand &R600InstrInfo::getFlagOp(MachineInstr *MI, unsigned SrcIdx,
case MO_FLAG_ABS: case MO_FLAG_ABS:
assert(!IsOP3 && "Cannot set absolute value modifier for OP3 " assert(!IsOP3 && "Cannot set absolute value modifier for OP3 "
"instructions."); "instructions.");
(void)IsOP3;
switch (SrcIdx) { switch (SrcIdx) {
case 0: FlagIndex = getOperandIdx(*MI, R600Operands::SRC0_ABS); break; case 0: FlagIndex = getOperandIdx(*MI, R600Operands::SRC0_ABS); break;
case 1: FlagIndex = getOperandIdx(*MI, R600Operands::SRC1_ABS); break; case 1: FlagIndex = getOperandIdx(*MI, R600Operands::SRC1_ABS); break;