RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-30 06:40:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Go ahead and emit the barrier on x86-64 even without sse2. The

Browse Source 
processor supports it just fine.

Fixes PR9675 and rdar://9740801

llvm-svn: 134664
This commit is contained in:
Eric Christopher 2011-07-08 00:04:56 +00:00
parent 90fcf55a54
commit 5fb023bb10
2 changed files with 19 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/X86/X86ISelLowering.cpp
View File

@ -9067,10 +9067,11 @@ SDValue X86TargetLowering::LowerXALUO(SDValue Op, SelectionDAG &DAG) const {
SDValue X86TargetLowering::LowerMEMBARRIER(SDValue Op, SelectionDAG &DAG) const{
DebugLoc dl = Op.getDebugLoc();
if (!Subtarget->hasSSE2()) {
// Go ahead and emit the fence on x86-64 even if we asked for no-sse2.
// There isn't any reason to disable it if the target processor supports it.
if (!Subtarget->hasSSE2() && !Subtarget->is64Bit()) {
SDValue Chain = Op.getOperand(0);
SDValue Zero = DAG.getConstant(0,
Subtarget->is64Bit() ? MVT::i64 : MVT::i32);
SDValue Zero = DAG.getConstant(0, MVT::i32);
SDValue Ops[] = {
DAG.getRegister(X86::ESP, MVT::i32), // Base
DAG.getTargetConstant(1, MVT::i8), // Scale

15
test/CodeGen/X86/membarrier.ll Normal file
View File

@ -0,0 +1,15 @@
; RUN: llc < %s -march=x86-64 -mattr=-sse -O0
; PR9675
define i32 @t() {
entry:
%i = alloca i32, align 4
store i32 1, i32* %i, align 4
call void @llvm.memory.barrier(i1 true, i1 true, i1 true, i1 true, i1 true)
%0 = call i32 @llvm.atomic.load.sub.i32.p0i32(i32* %i, i32 1)
call void @llvm.memory.barrier(i1 true, i1 true, i1 true, i1 true, i1 true)
ret i32 0
}
declare i32 @llvm.atomic.load.sub.i32.p0i32(i32* nocapture, i32) nounwind
declare void @llvm.memory.barrier(i1, i1, i1, i1, i1) nounwind