RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-14 07:09:08 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix the copy-pasto that Brian noticed: V8 int regs are 32-bits wide, not 64.

Browse Source 
llvm-svn: 16518
This commit is contained in:
Misha Brukman 2004-09-26 21:07:43 +00:00
parent c3f7948472
commit 84e238e5ed
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/SparcV8/SparcV8RegisterInfo.td
View File

@ -23,7 +23,7 @@ include "../SparcRegisterInfo.td"
// FIXME: the register order should be defined in terms of the preferred
// allocation order...
//
def IntRegs : RegisterClass<i64, 64, [L0, L1, L2, L3, L4, L5, L6, L7,
def IntRegs : RegisterClass<i32, 64, [L0, L1, L2, L3, L4, L5, L6, L7,
I0, I1, I2, I3, I4, I5,
G1, G2, G3, G4, G5, G6, G7,
O0, O1, O2, O3, O4, O5, O7,