mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-12-14 15:19:33 +00:00
More dead code elimination in VirtRegMap.
This thing is looking a lot like a virtual register map now. llvm-svn: 144486
This commit is contained in:
parent
eb77ff7f7d
commit
989b255462
@ -19,7 +19,6 @@
|
||||
#define DEBUG_TYPE "virtregmap"
|
||||
#include "VirtRegMap.h"
|
||||
#include "llvm/Function.h"
|
||||
#include "llvm/CodeGen/LiveIntervalAnalysis.h"
|
||||
#include "llvm/CodeGen/MachineFrameInfo.h"
|
||||
#include "llvm/CodeGen/MachineFunction.h"
|
||||
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
||||
@ -32,12 +31,8 @@
|
||||
#include "llvm/Support/Compiler.h"
|
||||
#include "llvm/Support/Debug.h"
|
||||
#include "llvm/Support/raw_ostream.h"
|
||||
#include "llvm/ADT/BitVector.h"
|
||||
#include "llvm/ADT/DenseMap.h"
|
||||
#include "llvm/ADT/DepthFirstIterator.h"
|
||||
#include "llvm/ADT/Statistic.h"
|
||||
#include "llvm/ADT/STLExtras.h"
|
||||
#include "llvm/ADT/SmallSet.h"
|
||||
#include <algorithm>
|
||||
using namespace llvm;
|
||||
|
||||
@ -62,14 +57,7 @@ bool VirtRegMap::runOnMachineFunction(MachineFunction &mf) {
|
||||
Virt2StackSlotMap.clear();
|
||||
Virt2SplitMap.clear();
|
||||
|
||||
allocatableRCRegs.clear();
|
||||
for (TargetRegisterInfo::regclass_iterator I = TRI->regclass_begin(),
|
||||
E = TRI->regclass_end(); I != E; ++I)
|
||||
allocatableRCRegs.insert(std::make_pair(*I,
|
||||
TRI->getAllocatableSet(mf, *I)));
|
||||
|
||||
grow();
|
||||
|
||||
return false;
|
||||
}
|
||||
|
||||
|
@ -18,22 +18,14 @@
|
||||
#define LLVM_CODEGEN_VIRTREGMAP_H
|
||||
|
||||
#include "llvm/CodeGen/MachineFunctionPass.h"
|
||||
#include "llvm/CodeGen/LiveInterval.h"
|
||||
#include "llvm/Target/TargetRegisterInfo.h"
|
||||
#include "llvm/ADT/BitVector.h"
|
||||
#include "llvm/ADT/DenseMap.h"
|
||||
#include "llvm/ADT/IndexedMap.h"
|
||||
#include "llvm/ADT/SmallPtrSet.h"
|
||||
#include "llvm/ADT/SmallVector.h"
|
||||
#include <map>
|
||||
|
||||
namespace llvm {
|
||||
class LiveIntervals;
|
||||
class MachineInstr;
|
||||
class MachineFunction;
|
||||
class MachineRegisterInfo;
|
||||
class TargetInstrInfo;
|
||||
class TargetRegisterInfo;
|
||||
class raw_ostream;
|
||||
class SlotIndexes;
|
||||
|
||||
@ -45,18 +37,12 @@ namespace llvm {
|
||||
MAX_STACK_SLOT = (1L << 18)-1
|
||||
};
|
||||
|
||||
enum ModRef { isRef = 1, isMod = 2, isModRef = 3 };
|
||||
typedef std::multimap<MachineInstr*,
|
||||
std::pair<unsigned, ModRef> > MI2VirtMapTy;
|
||||
|
||||
private:
|
||||
MachineRegisterInfo *MRI;
|
||||
const TargetInstrInfo *TII;
|
||||
const TargetRegisterInfo *TRI;
|
||||
MachineFunction *MF;
|
||||
|
||||
DenseMap<const TargetRegisterClass*, BitVector> allocatableRCRegs;
|
||||
|
||||
/// Virt2PhysMap - This is a virtual to physical register
|
||||
/// mapping. Each virtual register is required to have an entry in
|
||||
/// it; even spilled virtual registers (the register mapped to a
|
||||
|
Loading…
Reference in New Issue
Block a user