llvm-mirror/test/CodeGen/AArch64/arm64-crc32.ll
Azharuddin Mohammed c515dddbb1 Remove CRC32 instructions from AArch64InstrInfo::hasShiftedReg
Summary:
A53 scheduler causes an assertion failure on all CRC instructions:
include/llvm/CodeGen/MachineInstr.h:280: const llvm::MachineOperand
&llvm::MachineInstr::getOperand(unsigned int) const: Assertion `i <
getNumOperands() && "getOperand() out of range!"' failed.

The case statements corresponding to CRC instructions are incorrect and should
be removed.

Also adding a testcase while on this.

Reviewers: t.p.northover, javed.absar, apazos, rengolin

Reviewed By: rengolin

Subscribers: evandro, aemerson, llvm-commits, rengolin

Differential Revision: https://reviews.llvm.org/D30274

llvm-svn: 297582
2017-03-12 14:02:32 +00:00

73 lines
2.0 KiB
LLVM

; RUN: llc -mtriple=arm64-eabi -mattr=+crc -o - %s | FileCheck %s
; RUN: llc -mtriple=arm64-eabi -mcpu=cortex-a53 -mattr=+crc -o - %s | FileCheck %s
define i32 @test_crc32b(i32 %cur, i8 %next) {
; CHECK-LABEL: test_crc32b:
; CHECK: crc32b w0, w0, w1
%bits = zext i8 %next to i32
%val = call i32 @llvm.aarch64.crc32b(i32 %cur, i32 %bits)
ret i32 %val
}
define i32 @test_crc32h(i32 %cur, i16 %next) {
; CHECK-LABEL: test_crc32h:
; CHECK: crc32h w0, w0, w1
%bits = zext i16 %next to i32
%val = call i32 @llvm.aarch64.crc32h(i32 %cur, i32 %bits)
ret i32 %val
}
define i32 @test_crc32w(i32 %cur, i32 %next) {
; CHECK-LABEL: test_crc32w:
; CHECK: crc32w w0, w0, w1
%val = call i32 @llvm.aarch64.crc32w(i32 %cur, i32 %next)
ret i32 %val
}
define i32 @test_crc32x(i32 %cur, i64 %next) {
; CHECK-LABEL: test_crc32x:
; CHECK: crc32x w0, w0, x1
%val = call i32 @llvm.aarch64.crc32x(i32 %cur, i64 %next)
ret i32 %val
}
define i32 @test_crc32cb(i32 %cur, i8 %next) {
; CHECK-LABEL: test_crc32cb:
; CHECK: crc32cb w0, w0, w1
%bits = zext i8 %next to i32
%val = call i32 @llvm.aarch64.crc32cb(i32 %cur, i32 %bits)
ret i32 %val
}
define i32 @test_crc32ch(i32 %cur, i16 %next) {
; CHECK-LABEL: test_crc32ch:
; CHECK: crc32ch w0, w0, w1
%bits = zext i16 %next to i32
%val = call i32 @llvm.aarch64.crc32ch(i32 %cur, i32 %bits)
ret i32 %val
}
define i32 @test_crc32cw(i32 %cur, i32 %next) {
; CHECK-LABEL: test_crc32cw:
; CHECK: crc32cw w0, w0, w1
%val = call i32 @llvm.aarch64.crc32cw(i32 %cur, i32 %next)
ret i32 %val
}
define i32 @test_crc32cx(i32 %cur, i64 %next) {
; CHECK-LABEL: test_crc32cx:
; CHECK: crc32cx w0, w0, x1
%val = call i32 @llvm.aarch64.crc32cx(i32 %cur, i64 %next)
ret i32 %val
}
declare i32 @llvm.aarch64.crc32b(i32, i32)
declare i32 @llvm.aarch64.crc32h(i32, i32)
declare i32 @llvm.aarch64.crc32w(i32, i32)
declare i32 @llvm.aarch64.crc32x(i32, i64)
declare i32 @llvm.aarch64.crc32cb(i32, i32)
declare i32 @llvm.aarch64.crc32ch(i32, i32)
declare i32 @llvm.aarch64.crc32cw(i32, i32)
declare i32 @llvm.aarch64.crc32cx(i32, i64)