RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-26 23:38:31 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm-mirror/lib/CodeGen/MIRParser
History
Matt Arsenault fcf8b40603 MIR: Infer not-SSA for subregister defs 
It's possible to have a single virtual register def with a subreg
index that would pass the previous check, but it's not possible to
have a subregister def in SSA.

This is in preparation for adding stricter checks for SSA MIR.
2020-08-27 16:56:16 -04:00
..
CMakeLists.txt
[cmake] LLVMMIRParser - add include/llvm/CodeGen/LLVMMIRParser header path
2020-04-18 12:31:41 +01:00
LLVMBuild.txt
…
MILexer.cpp
MILexer.h/cpp - remove unused includes. NFC.
2020-05-22 10:49:10 +01:00
MILexer.h
MILexer.h/cpp - remove unused includes. NFC.
2020-05-22 10:49:10 +01:00
MIParser.cpp
[MIR] Speedup parsing of function with large number of basic blocks
2020-07-08 18:50:00 +03:00
MIRParser.cpp
MIR: Infer not-SSA for subregister defs
2020-08-27 16:56:16 -04:00